

# Data Sheet

# **Multimodal Sensor Front End**

# ADPD4000/ADPD4001

#### **FEATURES**

Multimodal analog front end

8 input channels with multiple operation modes to accommodate the following measurements: PPG, ECG, EDA, impedance, and temperature

Dual channel processing with simultaneous sampling
12 programmable time slots for synchronized sensor
measurements

Flexible input multiplexing to support differential and single-ended sensor measurements

8 LED drivers, 4 of which can be driven simultaneously
Flexible sampling rate from 0.004 Hz to 9 kHz using internal
oscillators

**On-chip digital filtering** 

SNR of transmit and receive signal chain: 90 dB

Ambient light rejection: 60 dB up to 1 kHz

400 mA total LED drive current

Total system power dissipation: 50 μW (combined LED and AFE power), continuous PPG measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA CTR

SPI and I<sup>2</sup>C communications supported 256-byte FIFO

#### **APPLICATIONS**

Wearable health and fitness monitors: heart rate monitors (HRMs), heart rate variability (HRV), stress, blood pressure estimation, SpO2, hydration, body composition Industrial monitoring: CO, CO2, smoke, and aerosol detection Home patient monitoring

#### **GENERAL DESCRIPTION**

The ADPD4000/ADPD4001 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period.

The data output and functional configuration utilize an I<sup>2</sup>C interface on the ADPD4001 or a serial port interface (SPI) on the ADPD4000. The control circuitry includes flexible LED signaling and synchronous detection. The devices use a 1.8 V analog core and 1.8 V/3.3 V compatible digital input/output (I/O).

The analog front end (AFE) rejects signal offsets and corruption from asynchronous modulated interference, typically from ambient light, eliminating the need for optical filters or externally controlled dc cancellation circuitry. Multiple operating modes are provided, enabling the ADPD4000/ ADPD4001 to be a sensor hub for synchronous measurements of photodiodes, biopotential electrodes, resistance, capacitance, and temperature sensors.

The ADPD4000/ADPD4001 are available in a 3.11 mm × 2.14 mm, 0.4 mm pitch, 33-ball WLCSP and 35-ball WLCSP.




Figure 1. back

Rev. A

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

# ADPD4000/ADPD4001

# **Data Sheet**

# **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Temperature and Power Specifications	
Performance Specifications	3
Digital Specifications	
Timing Spec <mark>ificatio</mark> ns	6
Absolute Maximum Ratings	8
Thermal Resistance	8
Recommended Soldering Profile	8
ESD Caution	8
Pin Configurations and Function Descriptions	9
Typical Performance Characteristics	13
Theory of Operation	
Introduction	
Analog Signal Path	
LED Drivers	16
Determining C <sub>VLED</sub>	
Datapath, Decimation, and FIFO	17
Clocking	19
Time Stamp Operation	19
Low Frequency Oscillator Calibration	20
High Frequency Oscillator Calibration	20

	Time Slot Operation	20
	Execution Modes	21
	Host Interface	22
A	pplications Information	25
	Operating Mode Overview	25
	Single Integration Mode	25
	Multiple Integration Mode	33
	Digital Integration Mode	34
	TIA ADC Mode	36
R	egister Map	38
	egister Details	
	Global Configuration Registers	
	Interrupt Status and Control Registers	59
	Threshold Setup and Control Registers	66
	Clock and Timestamp Setup and Control Registers	67
	System Registers	68
	I/O Setup and Control Registers	69
	Time Slot Configuration Registers	72
	AFE Timing Setup Registers	76
	LED Control and Timing Registers	78
	ADC Offset Registers	79
	Output Data Registers	79
0	utline Dimensions	82
	Ondering Colds	02

# **REVISION HISTORY**

6/2019—Revision A: Initial Version



# **SPECIFICATIONS**

# **TEMPERATURE AND POWER SPECIFICATIONS**

**Table 1. Operating Conditions** 

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TEMPERATURE RANGE					
Operating Range		-40		+85	°C
Storage Range		-65		+150	°C
POWER SUPPLY VOLTAGES					
Supply Voltage, V <sub>DD</sub>	Applied at the AVDD, DVDD1, and DVDD2 pins	1.7	1.8	1.9	V
Input/Output Driver Supply Voltage, IOVDD	Applied at the IOVDD pin	1.7	1.8	3.6	V

 $AVDD = DVDD = IOVDD = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.}$ 

**Table 2. Current Consumption** 

Parameter	Symbol	Test Conditions/Comments	Min	Тур М	<b>lax</b>	Unit
POWER SUPPLY (VDD) CURRENT						
V <sub>DD</sub> Supply Current <sup>1</sup>		Signal-to-noise ratio (SNR) = 75 dB, 25 Hz output data rate (ODR), single time slot		10		μΑ
Total System Power		Combined LED and AFE power, continuous		50		μW
Dissipation		photoplethysmography (PPG) measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA current transfer ratio (CTR)				
Peak V <sub>DD</sub> Supply Current (1.8 V)						
1-Channel Operation	IV <sub>DD_PEAK</sub>	Peak V <sub>DD</sub> current during time slot sampling		4.0		mA
Standby Mode Current	IV <sub>DD_STANDBY</sub>			0.25		μΑ
LED VOLTAGE (V <sub>LED</sub> ) SUPPLY CURRENT <sup>2</sup>						
Average Supply Current						
V <sub>LEDA</sub> or V <sub>LEDB</sub>		Peak LED current = 25 mA, LED pulse width = 3 μs				
Per Pulse		25 Hz data rate		1.875		μΑ
		100 Hz data rate		7.5		μΑ

### PERFORMANCE SPECIFICATIONS

AVDD = DVDD = IOVDD = 1.8 V, T<sub>A</sub> = full operating temperature range, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DATA ACQUISITION					
Datapath Width				32	Bits
FIFO SIZE	FIFCTR			256	Bytes
LED DRIVER					
LED Peak Current per Driver	LED pulse enabled	2		200	mA
LED Peak Current, Total	Using multiple LED drivers simultaneously			400	mA
Driver Compliance Voltage	For any LED driver output at $I_{LED} = 40 \text{ mA}$			200	mV
LED PERIOD	AFE width = $4 \mu s^1$	10			μs
	AFE width = $3 \mu s$	8			μs
SAMPLING RATE <sup>2</sup>	Single time slot, four data bytes to FIFO, 2 μs LED pulse	0.004		9000	Hz
OSCILLATOR DRIFT					
32 kHz Oscillator	Percent variation from 25°C to 85°C		6		%
	Percent variation from +25°C to -40°C		-10		%
1 MHz Oscillator	Percent variation from 25°C to 85°C		2		%
	Percent variation from +25°C to -40°C		-2		%

<sup>&</sup>lt;sup>1</sup> V<sub>DD</sub> is the voltage applied at the AVDD and DVDD pins.
<sup>2</sup> V<sub>LED</sub> applies to the external LED supply voltage for any given LED being driven by the ADPD4000/ADP4001 LED drivers under the listed conditions.

Parameter	er Test Conditions/Comments Min Typ Ma				Unit
32 MHz Oscillator	Percent Variation from 25°C to 85°C		2		%
	Percent Variation from +25°C to -40°C		-2		%

 $<sup>^{1}</sup>$  Minimum LED period =  $(2 \times AFE \text{ width}) + 2 \mu s$ .

### Table 4.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TRANSIMPEDANCE AMPLIFIER (TIA) GAIN		12.5		200	kΩ
PULSED SIGNAL CONVERSIONS, 3 µs LED PULSE	4 μs integration width, single integration mode				
ADC Resolution <sup>1</sup>	TIA feedback resistor				
	12.5 kΩ		6.2		nA/LSB
	25 kΩ		3.1		nA/LSB
	50 kΩ		1.5		nA/LSB
	100 kΩ		0.77		nA/LSB
	200 kΩ		0.38		nA/LSB
ADC Saturation Level <sup>2</sup>	TIA feedback resistor				
	12.5 kΩ		50		μΑ
	25 kΩ		25		μA
	50 kΩ		12.5		μA
	100 kΩ		6.22		μΑ
	200 kΩ		3.11		μΑ
PULSED SIGNAL CONVERSIONS, 2 µs LED PULSE	3 μs integration width, single integration mode		3.1.1		p. t
ADC Resolution <sup>1</sup>	TIA feedback resistor				
, in a mesonation.	12.5 kΩ		8.2		nA/LSB
	25 kΩ		4.1		nA/LSB
	50 kΩ		2.04		nA/LSB
	100 kΩ		1.02		nA/LSB
	200 kΩ		0.51		nA/LSB
ADC Saturation Level <sup>2</sup>	TIA feedback resistor		0.51		117 (7 E 3 D
ADC Saturation Level	12.5 kΩ		67		μΑ
	25 kΩ		33		μA
	50 kΩ		33 16.7		
	100 kΩ				μΑ
	200 kΩ		8.37		μΑ
FULL CICALAL COANTERCIONIC	200 K1		4.19	_	μΑ
FULL SIGNAL CONVERSIONS  TIA Linear Dynamic Range (per Channel)	Total input current, 1% compression point, TIA_VREF = 1.265 V				
Charitely	$12.5 \text{ k}\Omega$ ELECTR		72		μΑ
	25 kΩ		38		μΑ
	50 kΩ		18.7		μA
	100 kΩ		9.3		μΑ
	200 kΩ		9.5 4.6		
CYCTEM DEDECORMANICE	200 K11		4.0		μΑ
SYSTEM PERFORMANCE	Circulation and a simulation of the state of the state of				
Referred to Input Noise	Single integration mode, single pulse, single channel, floating input, TIA_VREF = 0.9 V, 4 µs integration time				
	12.5 kΩ TIA gain		6.8		nA rms
	25 kΩ TIA gain		3.4		nA rms
	50 kΩ TIA gain		1.6		nA rms
	100 kΩ TIA gain		0.9		nA rms
	200 kΩ TIA gain		0.5		nA rms

<sup>&</sup>lt;sup>2</sup> The maximum value in this specification is the internal ADC sampling rate using the internal 1 MHz state machine clock. The I<sup>2</sup>C and SPI read rates in some configurations may limit the ODR.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
Referred to Input Noise	Single integration mode; single pulse; single channel; 90% full-scale input signal, no ambient light, TIA_VREF = 0.9 V, VCx = TIA_VREF, 3 $\mu$ s LED pulse, photodiode capacitance (CPD) = 70 pF, input resistor = 500 $\Omega$				
	12.5 kΩ TIA gain		8.7		nA rms
	25 kΩ TIA gain		4.3		nA rms
	50 kΩ TIA gain		2.3		nA rms
	100 kΩ TIA gain		1.3		nA rms
	200 kΩ TIA gain		8.0		nA rms
SNR	12.5 kΩ TIA gain, single pulse	1	75		dB
	25 kΩ TIA gain, single pulse	1	75		dB
	50 kΩ TIA gain, single pulse		74		dB
	100 kΩ TIA gain, single pulse		73		dB
	200 kΩ TIA gain, single pulse		71		dB
	200 kΩ TIA gain, 300 Hz output data rate, 16 pulses, C <sub>PD</sub> =		90		dB
	70 pF, 0.5 Hz to 20 Hz bandwidth				
AC Ambi <mark>ent Light</mark> Rejection	DC to 1 kHz, linear range of TIA		60		dB
DC Power S <mark>upply Re</mark> jection Ratio (DC PSRR)	At 75% full scale input		25		dB

<sup>&</sup>lt;sup>1</sup> ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses.

### **DIGITAL SPECIFICATIONS**

IOVDD = 1.7 V to 3.6 V, unless otherwise noted.

Table 5

Parameter	Symbol	Test Conditions/Comments	Min	Тур Мах	Unit
LOGIC INPUTS					
Input Voltage Level					
SCL, SDA					
High	V <sub>IH</sub>		0.7 × IOVDD	3.6	V
Low	V <sub>IL</sub>		-0.3	+0.3 × IOVDD	V
GPIOx, MISO, MOSI, SCLK, $\overline{CS}$					
High	V <sub>IH</sub>		0.7 × IOVDD	IOVDD + 0.3	V
Low	VIL		-0.3	0.3 × IOVDD	V
Input Current Level		All logic inputs			
High	I <sub>IH</sub>			10	μΑ
Low	IL		-10		μΑ
Input Capacitance	C <sub>IN</sub>			2	рF
LOGIC OUTPUTS			TD	ONIC	
Output Voltage Level		ELE		OHIG	
GPIOx, MISO					
High	$V_{OH}$	2 mA high level output current	IOVDD – 0.5		V
Low	Vol	2 mA low level output current		0.5	V
SDA					
Low	V <sub>OL1</sub>	3 mA low level output current		0.4	V
Output Current Level		SDA			
Low	I <sub>OL</sub>	$V_{OL1} = 0.4 V$	20		mA

<sup>&</sup>lt;sup>2</sup> ADC saturation level applies to pulsed signal only, because ambient signal is rejected prior to ADC conversion.

### **TIMING SPECIFICATIONS**

Table 6. I<sup>2</sup>C Timing Specifications

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
I <sup>2</sup> C PORT <sup>1</sup>		See Figure 2				
SCL						
Frequency					1	Mbps
Minimum Pulse Width						
High	t <sub>1</sub>		260			ns
Low	t <sub>2</sub>		500			ns
Start Condition						
Hold Time	t <sub>3</sub>		260			ns
Setup Time	t <sub>4</sub>		260			ns
SDA Setup Time	t <sub>5</sub>		50			ns
SCL and SDA						
Rise Time	t <sub>6</sub>				120	ns
Fall Time	t <sub>7</sub>				120	ns
Stop Condition						
Setup Time	t <sub>8</sub>		260			ns

<sup>&</sup>lt;sup>1</sup> Guaranteed by design.

**Table 7. SPI Timing Specifications** 

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
SPI PORT			/			
SCLK						
Frequency	f <sub>SCLK</sub>				24	MHz
Minimum Pulse Width						
High	tsclkpwh		15			ns
Low	tsclkpwl		15			ns
<u>cs</u>						
Setup Time	tcss	CS setup to SCLK rising edge	11			ns
Hold Time	t <sub>CSH</sub>	CS hold from SCLK rising edge	5			ns
Pulse Width High	t	CS pulse width high	15			ns
MOSI				-	_	
Setup Time	t <sub>MOSIS</sub>	MOSI setup to SCLK rising edge	5			ns
Hold Time	tmosih	MOSI hold from SCLK rising edge	5			ns
MISO Output Delay	tmisod	MISO valid output delay from SCLK falling edge				
		Register $0x00B4 = 0x0050$ (default)			21.0	ns
		Register 0x00B4 = 0x005F (maximum slew rate, maximum drive strength for SPI)	0	NI	14.0	ns

Table 8. Timing Specifications for Provision of External Low Frequency Oscillator

Parameter	Min	Typ Max	Unit
FREQUENCY			
1 MHz Low Frequency Oscillator	500	2000	kHz
32 kHz Low Frequency Oscillator	10	100	kHz
DUTY CYCLE			
1 MHz Low Frequency Oscillator	10	90	%
32 kHz Low Frequency Oscillator	10	90	%

# **Timing Diagrams**




Figure 2. I<sup>2</sup>C Timing Diagram




Figure 3. SPI Timing Diagram



# **ABSOLUTE MAXIMUM RATINGS**

#### Table 9.

Parameter	Rating		
AVDD to AGND	-0.3 V to +2.2 V		
DVDD1, DVDD2 to DGND	-0.3 V to +2.2 V		
IOVDD to DGND	-0.3 V to +3.9 V		
GPIOx, MOSI, MISO, SCLK, $\overline{CS}$ , SCL,	-0.3 V to +3.9 V		
SDA to DGND			
LEDxx to LGND	−0.3 V to +3.6 V		
Junction Temperature	150°C		
Electrostatic Discharge (ESD)			
Human Body Model (HBM)	2500 V		
Charged Device Model (CDM)	750 V		
Machine Model (MM)	100 V		

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction to case thermal resistance.

Table 10. Thermal Resistance

Package Type	θја	θις	Unit
CP-35-2 <sup>1</sup>	41.89	0.98	°C/W
CB-33-1 <sup>1</sup>	42.15	0.98	°C/W

<sup>&</sup>lt;sup>1</sup> The thermal resistance values are defined as per the JESD51-12 standard.

#### RECOMMENDED SOLDERING PROFILE

Figure 4 and Table 11 provide details about the recommended soldering profile.




Figure 4. Recommended Soldering Profile

**Table 11. Recommended Soldering Profile** 

Profile Feature	Condition (Pb-Free)			
Average Ramp Rate (T <sub>L</sub> to T <sub>P</sub> )	3°C/sec maximum			
Preheat				
Minimum Temperature (T <sub>SMIN</sub> )	150°C			
Maximum Temperature (T <sub>SMAX</sub> )	200°C			
Time (T <sub>SMIN</sub> to T <sub>SMAX</sub> ) (t <sub>s</sub> )	60 sec to 180 sec			
T <sub>SMAX</sub> to T <sub>L</sub> Ramp-Up Rate	3°C/sec maximum			
Time Maintained Above Liquidus				
Temperature				
Liquidus Temperature (T <sub>L</sub> )	217°C			
Time (t <sub>L</sub> )	60 sec to 150 sec			
Peak Temperature (T <sub>P</sub> )	+260 (+0/-5)°C			
Time Within 5°C of Actual Peak	<30 sec			
Temperature (t <sub>P</sub> )				
Ramp-Down Rate	6°C/sec maximum			
Time from 25°C to Peak Temperature	8 minutes maximum			

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. ADPD4000 Pin Configuration

Table 12. ADPD4000 Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description			
A5	LED1A	AO	LED Driver 1A Current Sink. If not in use, leave this pin floating.			
A4	LED2A	AO	LED Driver 2A Current Sink. If not in use, leave this pin floating.			
A3	LED3A	AO	LED Driver 3A Current Sink. If not in use, leave this pin floating.			
A2	LED4A	AO	LED Driver 4A Current Sink. If not in use, leave this pin floating.			
A1	LED4B	AO	LED Driver 4B Current Sink. If not in use, leave this pin floating.			
B5	LGND	S	LED Driver Ground.			
B4	LED1B	AO	LED Driver 1B Current Sink. If not in use, leave this pin floating.			
B3	LED2B	AO	LED Driver 2B Current Sink. If not in use, leave this pin floating.			
B2	LED3B	AO	LED Driver 3B Current Sink. If not in use, leave this pin floating.			
B1	GPIO2	DIO	General-Purpose I/O 2. This pin is used for interrupts and various clocking options.			
C5	GPIO0	DIO	General-Purpose I/O 0. This pin is used for interrupts and various clocking options.			
C4	GPIO1	DIO	General-Purpose I/O 1. This pin is used for interrupts and various clocking options.			
C3	GPIO3	DIO	General-Purpose I/O 3. This pin is used for interrupts and various clocking options.			
C2	SCLK	DI	SPI Clock Input			
C1	MISO	DO	SPI Master Input/Slave Output.			
D5	AVDD	S	1.8 V Analog Supply.			
D4	DVDD2	S	1.8 V Digital Supply.			
D3	IOVDD	S	1.8 V/3.3 V I/O Driver Supply.			
D2	<u>CS</u>	DI	SPI Chip Select Input.			
D1	MOSI	DI	SPI Master Output/Slave Input.			
E5	VREF	REF	Internally Generated ADC Voltage Reference. Buffer this pin with a 1 µF capacitor to AGND.			
E4	AGND	S	Analog Ground.			
E3	IOGND	S	I/O Driver Ground.			
E2	DGND	S	Digital Ground.			
E1	DVDD1	S	1.8 V Digital Supply.			
F5	VC1	AO	Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus.			
F4	IN1	Al	Current Input 1. If not in use, leave this pin floating.			
F3	IN3	Al	Current Input 3. If not in use, leave this pin floating.			

Rev. A | Page 9 of 82

Pin No.	Mnemonic	Type <sup>1</sup>	Description			
F2	IN5	Al	Current Input 5. If not in use, leave this pin floating.			
F1	IN7	ΑI	urrent Input 7. If not in use, leave this pin floating.			
G5	VC2	AO	Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus.			
G4	IN2	ΑI	Current Input 2. If not in use, leave this pin floating.			
G3	IN4	Al	Current Input 4. If not in use, leave this pin floating.			
G2	IN6	ΑI	Current Input 6. If not in use, leave this pin floating.			
G1	IN8	Al	urrent Input 8. If not in use, leave this pin floating.			

<sup>1</sup> AO means analog output, S means supply, DIO means digital input/output, DI means digital input, DO means digital output, REF means voltage reference, and AI means analog input.






Figure 6. ADPD4001 Pin Configuration

Table 13. ADPD4001 Pin Function Descriptions

Pin No.	Mnemonic	Туре	Description
A5	LED1A	AO	LED Driver 1A Current Sink. If not in use, leave this pin floating.
A4	LED2A	AO	LED Driver 2A Current Sink. If not in use, leave this pin floating.
A3	LED3A	AO	LED Driver 3A Current Sink. If not in use, leave this pin floating.
A2	LED4A	AO	LED Driver 4A Current Sink. If not in use, leave this pin floating.
A1	LED4B	AO	LED Driver 4B Current Sink. If not in use, leave this pin floating.
B5	LGND	S	LED Driver Ground.
B4	LED1B	AO	LED Driver 1B Current Sink. If not in use, leave this pin floating.
B3	LED2B	AO	LED Driver 2B Current Sink. If not in use, leave this pin floating.
B2	LED3B	AO	LED Driver 3B Current Sink. If not in use, leave this pin floating.
B1	GPIO2	DIO	General-Purpose I/O 2. This pin is used for interrupts and various clocking options.
C5	GPIO0	DIO	General-Purpose I/O 0. This pin is used for interrupts and various clocking options.
C4	GPIO1	DIO	General-Purpose I/O 1. This pin is used for interrupts and various clocking options.
C3	GPIO3	DIO	General-Purpose I/O 3. This pin is used for interrupts and various clocking options.
C2	SDA	DIO	I <sup>2</sup> C Data Input/Output.
C1	SCL	DI	I <sup>2</sup> C Clock Input.
D5	AVDD	S	1.8 V Analog Supply.
D4	DVDD2	S	1.8 V Digital Supply.
D3	IOVDD	S	1.8 V/3.3 V I/O Driver Supply.
E5	VREF	REF	Internally Generated ADC Voltage Reference. Buffer this pin with a 1 µF capacitor to AGND.
E4	AGND	S	Analog Ground.
E3	IOGND	S	I/O Driver Ground.
E2	DGND	S	Digital Ground.
E1	DVDD1	S	1.8 V Digital Supply.
F5	VC1	AO	Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus.
F4	IN1	Al	Current Input 1. If not in use, leave this pin floating.
F3	IN3	Al	Current Input 3. If not in use, leave this pin floating.
F2	IN5	Al	Current Input 5. If not in use, leave this pin floating.
F1	IN7	Al	Current Input 7. If not in use, leave this pin floating.
G5	VC2	AO	Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus.
G4	IN2	Al	Current Input 2. If not in use, leave this pin floating.

Rev. A | Page 11 of 82

Pin No.	Mnemonic	Type <sup>1</sup>	Description	
G3	IN4	Al	Current Input 4. If not in use, leave this pin floating.	
G2	IN6	Al	Current Input 6. If not in use, leave this pin floating.	
G1	IN8	Al	Current Input 8. If not in use, leave this pin floating.	

<sup>1</sup> AO means analog output, S means supply, DIO means digital input/output, DIO means digital input, REF means voltage reference, and AI means analog input.



# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. LED Driver Current vs. LED Driver Voltage at 16 mA, 80 mA, and 200 mA




Figure 8. AC PSRR vs. Frequency




Figure 9. Referred to Input Noise vs. TIA Gain



Figure 10. SNR vs. Number of Pulses,  $C_{PD} = 70 \text{ pF}$ 




Figure 11. Referred to Input Noise vs. Input Capacitance




Figure 12. Ambient Light Rejection vs. Frequency





Figure 13. 32 kHz Clock Frequency Distribution, Untrimmed






Figure 14. 1 MHz Clock Frequency Distribution, Untrimmed



# THEORY OF OPERATION INTRODUCTION

The ADPD4000/ADPD4001 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period. The analog inputs can be driven single-ended or in differential pairs. The eight analog inputs are multiplexed into a single channel or two independent channels, enabling simultaneous sampling of two sensors.

The analog front end (AFE) consists of a TIA, band-pass filter (BPF), integrator, and analog-to-digital converter (ADC). The digital block provides multiple operating modes, programmable timing, four general-purpose input/output (GPIO) pins, block averaging, and a selectable second- through fourth-order cascaded integrator comb (CIC) filter. Eight independent LED drivers are provided that can each drive up to 200 mA. Four LED drivers can be enabled in any time slot and can be programmed from 2 mA to 200 mA monotonically, with a 7-bit register setting. The LED drivers enabled in any time slot can provide a total combined maximum of 400 mA of LED current.

The core circuitry provides stimulus to the sensors connected to the inputs of the device and measures the response, storing the results in discrete data locations. The eight inputs can drive two simultaneous input channels, either in a single-ended or differential configuration. Data is read directly by a register or through a first in, first out (FIFO) method. This highly integrated system includes an analog signal processing block, digital signal processing block, an I<sup>2</sup>C communication interface on the ADPD4001 or an SPI port on the ADPD4000, programmable pulsed LED current sources, and pulsed voltage sources for sensors that require voltage excitation.

When making optical measurements, the ADPD4000/ADPD4001 provide 60 dB of ambient light rejection using a synchronous modulation scheme with pulses as short as 1  $\mu$ s combined with a BPF. Ambient light rejection is automatic without the need of external control loops, dc current subtraction, or digital algorithms.

The LED driver is a current sink and is independent from the LED supply voltage and the LED type. The inputs can be connected to any sensor that provides currents up to  $200~\mu A$ . The ADPD4000/ADPD4001 can also interface with voltage output sensors with a series resistor placed between the sensor output and the ADPD4000/ADPD4001 inputs to convert the voltage to a current. The ADPD4000/ADPD4001 produce a high SNR for relatively low LED power while greatly reducing the effect of ambient light on the measured signal.

#### **ANALOG SIGNAL PATH**

The ADPD4000/ADPD4001 analog signal path consists of eight current inputs that can be configured as single-ended or differential pairs into one of two independent channels. The two channels can be sampled simultaneously for applications

that require instantaneous sampling of two sensors. Each channel contains a TIA with programmable gain, a BPF with a high-pass corner at 100 kHz and a low-pass cutoff frequency of 390 kHz, and an integrator capable of integrating  $\pm 7.5$  pC per sample. Each channel is time multiplexed into a 14-bit ADC. In Figure 16,  $R_F$  is the TIA feedback resistor, and  $R_{\rm INT}$  is the series resistor to the input of the integrator.




Figure 16. Analog Signal Path Block Diagram

#### **Analog** Input Multiplexer

The ADPD4000/ADPD4001 support eight analog input pins. Each input can be used as a single-ended input or as part of a differential pair. Figure 17 shows a single representation of the input switch matrix, which allows programmable connection to the two AFE channels. Each pair of inputs has an exact duplicate of this multiplexer: IN1 and IN2, IN3 and IN4, IN5 and IN6, and IN7 and IN8. The connections are programmable per time slot.




Figure 17. Analog Input Multiplexer

The PAIR12, PAIR34, PAIR56, and PAIR78 registers select whether the matching input pair is used as two single-ended inputs or as a differential pair. This selection is valid for all active time slots. The INP12\_x, INP34\_x, INP56\_x, and

Rev. A | Page 15 of 82

INP78\_x bit fields specify whether the input pair is enabled during the corresponding time slot and, if enabled, which input is connected to which AFE channel.

The sleep conditions are used for any inputs that are not enabled. Sleep conditions are determined by the INP\_SLEEP\_12, INP\_SLEEP\_34, INP\_SLEEP\_56, and INP\_SLEEP\_78 bit fields, which specify the state for the input pairs during sleep and when the inputs are not active. Inputs are only considered active during the precondition and pulse regions for time slots where they are enabled.

Preconditioning of the sensor connected to the input is provided to set the operating point at the input just prior to sampling. There are several different options for preconditioning determined by the PRECON\_x bit field. A PRECON\_x bit field is provided for each time slot to specify the precondition for enabled inputs or input pairs during the corresponding time slot. Preconditioning options include: float the input(s), VC1, VC2, input commonmode voltage (V<sub>ICM</sub>), TIA\_VREF, TIA input, and short the input pair. The preconditioning time at the start of each time slot is programmable using the PRE\_WIDTH\_x bit field. The default preconditioning period is 8 µs.

#### Second AFE Channel

The second AFE channel is disabled by default. When disabled, the three amplifiers (TIA, BPF, and integrator) are automatically powered down, and no ADC cycles occur for the second channel. Digital integration and impulse response mode do not use the second channel.

The second AFE channel can be enabled with the CH2\_EN\_x bit fields on a per time slot basis. When the second channel is enabled, ADC conversions and the datapath bit fields of the second channel operate. When data is being written to the FIFO, the Channel 2 data is written after the Channel 1 data.

### **LED DRIVERS**

The ADPD4000/ADPD4001 have four LED drivers, each of which is brought out to two LED driver outputs providing a total of eight LED output drivers. The device can drive up to four LEDs simultaneously, one from each driver pair. The LED output driver is a current sink. Figure 18 shows an example of a single LED driver output pair.




Figure 18. Block Diagram of LED Driver Output Pair

The LED driver output pins, LED1A, LED1B, LED2A, LED2B, LED3A, LED3B, LED4A, and LED4B, have an absolute maximum voltage rating of 3.6 V. Any voltage exposure over this rating affects the reliability of the device operation and, in

certain circumstances, causes the device to cease proper operation. The voltage of the LED driver output pins must not be confused with the supply voltages for the LED themselves.  $V_{\text{LEDx}}$  is the voltage applied to the anode of the external LED whereas the LED output driver pin is connected to the cathode of the external LED. The compliance voltage, measured at the driver pin with respect to ground, required to maintain the programmed LED current level is a function of the current required. Figure 7 shows the typical compliance voltages required at various LED current settings.

Either side of each LED driver output pair, but not both, can be driven in any of the 12 available time slots. Up to four LED driver outputs can be enabled in any time slot using the LED\_DRIVESIDE1\_x, LED\_DRIVESIDE2\_x, LED\_DRIVESIDE3\_x, and LED\_DRIVESIDE4\_x bit fields. The current is set on a per driver, per time slot basis using the LED\_CURRENT1\_x, LED\_CURRENT2\_x, LED\_CURRENT3\_x, and LED\_CURRENT4\_x bit fields. Each driver can be programmed from 2 mA to 200 mA with a monotonic 7-bit setting, as shown in Figure 19. Setting 1 through Setting 15 each increases the LED drive current by ~1 mA. Setting 16 through Setting 127 each increases the LED drive current by ~2 mA. Setting LED\_CURRENTx\_x = 0 disables that particular driver.

Although each driver can be programmed to 200 mA and up to four LED drivers can be enabled in any time slot, there is a limitation of a total of 400 mA of combined LED driver current that can be provided in any time slot. It is up to the user to program the LED drivers such that this 400 mA limit is not exceeded. If the 400 mA limit is exceeded by the user settings, priority is given, in the following order, to LED1x, LED2x, LED3x, and LED4x. For example, if the user settings have LED1A set to 150 mA, LED2B set to 150 mA, and LED3A set to 150 mA in a single time slot, LED1A and LED2B both provide 150 mA. However, LED3A is limited to 100 mA to maintain the 400 mA total LED drive current limit for the device.




Figure 19. LED Drive Current vs. LED\_CURRENTx\_x Setting

Rev. A | Page 16 of 82

#### **DETERMINING CYLED**

To determine the  $C_{VLED}$  capacitor value, determine the maximum forward-biased voltage,  $V_{FB\_LED\_MAX}$ , of the LED in operation. The LED current,  $I_{LED\_MAX}$ , converts to  $V_{FB\_LED\_MAX}$  as shown in Figure 20. In this example, 125 mA of current through two green LEDs in parallel yields  $V_{FB\_LED\_MAX} = 3.5$  V. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops due to the LED peak current being large. In addition, these resistances can be unnecessary constraints on the  $V_{LEDX}$  supply.




Figure 20. Example of the Average LED Forward Bias Voltage Drop as a Function of the LED Driver Current Setting

To correctly size the  $C_{VLED}$  capacitor, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. Calculate the minimum value for  $C_{VLED}$  as follows:

$$C_{VLED} = \frac{t_{LED\_PULSE} \times I_{LED\_MAX}}{V_{LED\_MIN} - \left(V_{FB\_LED\_MAX} + 0.6\right)} \tag{1}$$

where:

 $t_{LED\ PULSE}$  is the LED pulse width.

 $I_{LED\_MAX}$  is the maximum forward-biased current on the LED used in operating the devices.

 $V_{LED\_MIN}$  is the lowest voltage from the  $V_{LEDx}$  supply with no load.  $V_{FB\_LED\_MAX}$  is the maximum forward-biased voltage required on the LED to achieve  $I_{LED\_MAX}$ .

The numerator of Equation 1 sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the  $V_{\text{LEDx}}$  supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the compliance of the LED driver and the forward-biased voltage of the LED operating at the maximum current is satisfied. At a 125 mA drive current, the compliance voltage of the driver is 0.6 V. For a typical ADPD4000/ADPD4001 example, assume that the lowest value for the  $V_{\text{LEDx}}$  supply is 4.5 V and that the peak current is 125 mA for two 528 nm LEDs in parallel. The minimum value for  $C_{\text{VLED}}$  is then equal to 1  $\mu\text{F}$ .

$$C_{VLED} = (3 \times 10^{-6} \times 0.125)/(4.5 - (3.5 + 0.6)) = 1 \,\mu\text{F}$$
 (2)

As shown in Equation 2, as the minimum supply voltage drops close to the maximum anode voltage, the demands on  $C_{\text{VLED}}$  become more stringent, forcing the capacitor value higher. It is important to insert the correct values into Equation 2. For example, using an average value for  $V_{\text{LED\_MIN}}$  instead of the worst case value for  $V_{\text{LED\_MIN}}$  can cause a serious design deficiency, resulting in a  $C_{\text{VLED}}$  value that is too small causing insufficient optical power in the application.

Additionally, multiple pulses can cause further droop on the  $V_{\text{LEDx}}$  supply if the  $C_{\text{VLED}}$  capacitor is not fully recharged between pulses. Therefore, adding a sufficient margin on  $C_{\text{VLED}}$  is strongly recommended. Add additional margin to  $C_{\text{VLED}}$  to account for multiple pulses and derating of the capacitor value over voltage, bias, temperature, and other factors over the life of the component.

#### DATAPATH, DECIMATION, AND FIFO

ADC samples are gathered for each pulse in each time slot and combine to create a running positive and negative sum for each time slot. These sums are each kept as a 32-bit unsigned value register and saturate if the values overflow 32 bits. Each ADC sample is added to either the positive or negative sum based on the SUBTRACT\_x bit for the current pulse in standard sampling mode, or in the lit or dark acquisition regions for digital integration mode. In impulse mode, the positive sum is used to add two values and the result is written directly to the FIFO. Figure 21 shows the datapath structure.

At the end of the pulse operations in each time slot, the signal value is calculated by subtracting the negative accumulator from the positive accumulator. The signal and dark values are then clipped to positive numbers and are processed by the decimation unit. If the decimated value is ready, the data registers update, and the selected values are written to the FIFO. The data interrupt for that time slot is also set at this time.

The DECIMATE\_FACTOR\_x bit field determines the number of time slot values used to create a 32-bit final sample value at a rate of

Sample Rate =

 $(1/TIMESLOT\_PERIOD\_x)/(DECIMATE\_FACTOR\_x + 1)$ 

If DECIMATE\_FACTOR\_x is 0, the output sample rate equals the time slot rate. The final value is the sum of the decimated samples. There is no divide by (DECIMATE\_FACTOR\_x + 1) operation performed on the decimated data, but final data values can be bit shifted to the right before being written to the FIFO, creating a direct average when the number of samples is a power of 2. DECIMATE\_TYPE\_x selects the method of decimation used. A setting of 0 selects a simple block sum with other settings allowing higher order CIC filters up to fourth order. If using higher order CIC filters for the signal data, the dark data still uses the simple block sum at the same decimation rate. Each time slot maintains its own block sum or CIC filter

Rev. A | Page 17 of 82

state. The entire decimation path uses a 32-bit datapath. It is up to the user to ensure that there is no undesired overflow.

Final data results can be read from data registers or a 256-byte data FIFO. Data written to the FIFO is configurable to allow the different data registers, formats, and data sizes as required. All time slots that write data to the FIFO must use the same output data rate by using the same decimation rate. Data from time slots operating at different output data rates than that which is being written to the FIFO must be read from the corresponding data register.

At the end of each time slot or decimation period, the selected data is written to the FIFO as a packet. This packet can include 0, 8-, 16-, 24-, or 32-bit data for each of the dark data and signal data values. The bit alignment of the data written to the FIFO is selectable with a shift of 0 bits to 31 bits, with saturation provided. Lower bits are ignored. The DARK\_SHIFT\_x and SIGNAL\_SHIFT\_x bit fields select the number of bits to shift the output data to the right before writing to the FIFO. The

DARK\_SIZE\_x and SIGNAL\_SIZE\_x bit fields select the number of bytes of each field to be written from 0 bytes to 4 bytes. When set to 0, no data is written for that data type. If there are any nonzero bits at more significant bit positions than those selected, the data written to the FIFO is saturated. If both channels are enabled, all selected Channel 1 data values are written to the FIFO first, followed by the Channel 2 data.

For example, in modes that utilize dark data, the eight upper bits of the dark data can be stored with 24 appropriately selected bits from the signal data for each time slot to allow detection of whether the ambient light is becoming large, while limiting the size of the amount of data transferred.

The FIFO is never written with partial packets of data. This means that if there is not enough room for all of the data that is to be written to the FIFO for all enabled time slots and any selected status bytes, no data is written from any of the time slots during that period and the INT\_FIFO\_OFLOW status bit is set.




Figure 21. Datapath Block Diagram

The order of samples written to the FIFO (if selected) is dark data followed by signal data. The byte order for multibyte words is shown in Table 14.

Table 14. Byte Order for FIFO Writes

Size	Byte Order (After Shift)					
8	[7:0]					
16	[15:8], [7:0]					
24	[15:8], [7:0], [23:16]					
32	[15:8], [7:0], [31:24], [23:16]					

The FIFO size is 256 bytes. When the FIFO is empty, a read operation returns 0xFF and the INT\_FIFO\_UFLOW status bit is set.

In addition to the FIFO, the signal and dark 32-bit registers can be directly read. These registers are effectively two-stage registers where there is an internal data register that updates with every sample and a latched output data register that is accessed by the host. The data interrupts can be used to align the access of these registers to just after the registers are written. If using the interrupt timing is troublesome, use the HOLD\_REGS\_x bit field to prevent update of the output registers during an access not aligned to the interrupt. Setting the HOLD\_REGS\_x bit field blocks the update of the latched output data register and ensures that the dark and signal values read by the host are from the same sample point. If additional samples occur while the HOLD\_REGS\_x bit field is set, the samples are written to the internal data register but not latched into the output data register that is accessed by the host. Setting the HOLD\_REGS\_x bit field to 0 reenables the pass through of new data.

After all time slots have completed, the optional status bytes are written to the FIFO. See the Optional Status Bytes section for more information.

#### **CLOCKING**

#### Low Frequency Oscillator

A low frequency oscillator clocks the low speed state machine, which sets the time base used to control the sample timing, wake-up states, and overall operation. There are three options for low frequency oscillator generation. The first option is an internal, selectable 32 kHz or 1 MHz oscillator. The second option is for the host to provide an low frequency oscillator externally. Finally, the low frequency oscillator can be generated by a divide by 32 or divide by 1000 of an external high frequency clock source at 32 MHz. When powering up the device, it is expected that the low frequency oscillator is enabled and left running continuously.

To operate with the on-chip low frequency oscillator, use the following writes. Set the LFOSC\_SEL bit to 0 to select the 32 kHz clock or 1 if the 1 MHz clock is desired. Then, set either the OSC\_1M\_EN or OSC\_32K\_EN bit to 1 to turn on the desired internal oscillator. The internal 32 kHz clock frequency is set using the 6-bit OSC\_32K\_ADJUST bit field. The internal 1 MHz clock frequency is set using the 10-bit OSC\_1M\_FREQ\_ADJUST bit field.

The low frequency oscillator can be driven directly from an external source provided on a GPIO input. To enable an external low frequency clock, use the following writes. Enable one of the GPIO inputs using the GPIO\_PIN\_CFGx bit fields. Next, use the ALT\_CLK\_GPIO bit field to choose the enabled GPIO input to be used for the external low frequency oscillator. Set the ALT\_CLOCKS bit field to 0x1 to select an external low frequency oscillator. Finally, use the LFOSC\_SEL bit to match whether a 32 kHz or 1 MHz clock is being provided.

In a third method, an external 32 MHz clock is used for both the high frequency clock and to be divided down to generate the low frequency clock. To use this method, follow the previous instructions for an external low frequency clock but set the ALT\_CLOCKS bit field to 0x3, and use the LFOSC\_SEL bit to determine if a divide by 32 or 1000 is used to generate the low frequency clock so that either a 32 kHz or 1 MHz clock is generated from the external 32 MHz clock.

#### **High Frequency Oscillator**

A 32 MHz high frequency oscillator is generated internally or can be provided externally. This high frequency clock clocks the high speed state machine, which controls the AFE operations during the time slots, such as LED timing and integration times.

The high frequency oscillator can be internally generated by setting the ALT\_CLOCKS bit field to 0x0 or 0x1. When selected, the internal 32 MHz oscillator is enabled automatically by the low speed state machine during the appropriate wake-up time or during the 32 MHz oscillator calibration routine.

The high frequency oscillator can also be driven from an external source. To provide an external 32 MHz high frequency oscillator, enable one of the GPIO inputs using the GPIO\_PIN\_CFGx bit fields. Then, use the ALT\_CLK\_GPIO bit field to choose the enabled GPIO input for the external high frequency oscillator. Finally, write 0x2 or 0x3 to the ALT\_CLOCKS bit field to select an external high frequency oscillator. Writing 0x2 provides only the high frequency oscillator from the external source, whereas writing 0x3 generates both the low frequency oscillator and high frequency oscillator from the external 32 MHz source. When using an external 32 MHz oscillator, it must be kept running continuously for proper device operation.

#### TIME STAMP OPERATION

The time stamp feature is useful for calibration of the low frequency oscillator as well as providing the host with timing information during time slot operation. Timestamping is supported by the use of any GPIO as a time stamp request input, the CAPTURE\_TIMESTAMP bit to enable capture of the time stamp trigger, a time counter running in the low frequency oscillator domain, and two output registers. The output bit fields include TIMESTAMP\_COUNT\_x, which holds the count of low frequency oscillator cycles between time stamp triggers, and TIMESTAMP\_SLOT\_DELTA, which holds the number of low frequency oscillator cycles remaining to the next time slot start.

The setup for using the time stamp operation is as follows:

- Configure a GPIO to support the time stamp input using the appropriate GPIO\_PIN\_CFGx bit field. Select the matching GPIO to provide the time stamp using the TIMESTAMP\_GPIO bit field.
- 2. Configure the ADPD4000/ADPD4001 for operation and enable the low frequency oscillator.
- 3. If the TIMESTAMP\_SLOT\_DELTA function is desired, start time slot operation by placing the device in go mode using the OP\_MODE bit (see Table 15). For low frequency oscillator calibration, it is only required that the low frequency oscillator be enabled. The device does not have to be in go mode for low frequency oscillator calibration.

Use the following procedure to capture the time stamp:

- Set the CAPTURE\_TIMESTAMP register bit to 1 to enable capture of the time stamp on the next rising edge on the selected GPIO input.
- 2. The host provides the initial time stamp trigger on the selected GPIO at an appropriate time.
- The CAPTURE\_TIMESTAMP bit is cleared when the time stamp signal is captured unless the TIMESTAMP\_ ALWAYS\_EN bit is set, in which case, the capture of the time stamp is always enabled. Reenable the capture if necessary.
- 4. The host provides a subsequent time stamp trigger on the selected GPIO at an appropriate time.
- The number of low frequency oscillator cycles that occurred between time stamp triggers can now be read from the TIMESTAMP\_COUNT\_x bit fields.

The host must continue to handle the FIFO and/or data register data normally during time stamp processing.

If using a dedicated pin for a time stamp that does not have transitions other than the time stamp, set the TIMESTAMP\_ALWAYS\_EN bit to avoid automatic clearing of the CAPTURE\_TIMESTAMP bit. This setting removes the need to enable the time stamp capture each time.

The time stamp can calibrate the low frequency oscillator as described in the Low Frequency Oscillator Calibration section. The host can also use TIMESTAMP\_SLOT\_DELTA to determine when the next time slot occurs. TIMESTAMP\_SLOT\_DELTA can be used to determine the arrival time of the samples currently in the FIFO. TIMESTAMP\_SLOT\_DELTA does not account for the decimation factor.

The time stamp trigger is edge sensitive and can be set to either trigger on the rising edge (default) or falling edge using TIMESTAMP INV.

#### LOW FREQUENCY OSCILLATOR CALIBRATION

The time stamp circuitry can be used to calibrate either the 32 kHz or 1 MHz low frequency oscillator circuit by adjusting the frequency to match the timing of the time stamp triggers. Simply compare the TIMESTAMP\_COUNT\_x value in low

frequency oscillator cycles to the actual time stamp trigger period and adjust the OSC\_32K\_ADJUST or OSC\_1M\_FREQ\_ADJ value accordingly.

#### HIGH FREQUENCY OSCILLATOR CALIBRATION

The high frequency oscillator is calibrated by comparing multiples of its cycles with multiple cycles of the low frequency oscillator, which is calibrated to the system time. Calibration of the low frequency oscillator precedes calibration of the high frequency oscillator. The method for calibrating the high frequency oscillator is as follows:

- 1. Write 1 to the OSC\_32M\_CAL\_START bit.
- The ADPD4000/ADPD4001 automatically power up the high frequency oscillator.
- 3. The device automatically waits for the high frequency oscillator to be stable.
- 4. An internal counter automatically counts the number of 32 MHz high frequency oscillations that occur during 128 cycles of the 1 MHz low frequency oscillator or 32 cycles of the 32 kHz low frequency oscillator, depending on which low frequency oscillator is enabled based on the setting of LFOSC\_SEL.
- 5. The OSC\_32M\_CAL\_COUNT bit field is updated with the final count.
- 6. The 32 MHz oscillator automatically powers down following calibration unless time slots are active.
- 7. The device resets the OSC\_32M\_CAL\_START bit indicating the count has been updated.

The OSC32M\_FREQ\_ADJ bit field adjusts the frequency of the 32 MHz oscillator to the desired frequency. When using an external low frequency oscillator, the 32 MHz oscillator calibration is performed with respect to the externally provided low frequency oscillator.

#### TIME SLOT OPERATION

Operation of the ADPD4000/ADPD4001 is controlled by an internal configurable controller that generates all the timing needed to generate sampling regions and sleep periods. Measurements of multiple sensors and control of synchronous stimulus sources is handled by multiple time slots. The device provides up to 12 time slots for multisensor applications. The enabled time slots are repeated at the sampling rate, which is configured by the 23-bit TIMESLOT\_PERIOD\_x bit field in the TS\_FREQ register. The sampling rate is determined by the following formula:

Sampling Rate = Low Frequency Oscillator Frequency (Hz)  $\div$  TIMESLOT PERIOD x

Each time slot allows the creation of one or more LED and/or modulation pulses, and the acquisition of the photodiode or other sensor current based on that stimulus. The operating parameters for each time slot is highly configurable.

Figure 22 shows the basic time slot operation sequence. Each time slot is repeated at the sampling rate, followed by an ultra low power sleep period. By default, subsequent time slots are initiated immediately following the end of the previous time slot. In addition, there is an option to add an offset to the start of the subsequent time slots using the TIMESLOT\_OFFSET\_x bit field as shown in Figure 23, which shows the TIMESLOT\_ OFFSET\_B bit field being used to offset the start of Time Slot B. In this case, each time slot still operates at the sampling rate, but there is a sleep period between Time Slot A and Time Slot B. The wake period shown in Figure 22 and Figure 23 is used to power up and stabilize the analog circuitry before data acquisition begins. If the TIMESLOT\_OFFSET\_B bit field is set to 0, the time slot starts as soon as the previous time slot finishes.

The time slot offset is always applied to the Time Slot A start time. For example, TIMESLOT\_OFFSET\_D is an offset added to the beginning of Time Slot A, not Time Slot C, which immediately precedes Time Slot D.

The amount of offset applied is dependent on the low frequency oscillator used. If using the 1 MHz low frequency oscillator,

Offset = 64 × (Number of 1 MHz Low Frequency Oscillator Cycles) × TIMESLOT\_OFFSET\_x

If using the 32 kHz low frequency oscillator,

 $Offset = 2 \times (Number of 32 \text{ kHz Low Frequency Oscillator}$ Cycles)  $\times TIMESLOT\_OFFSET\_x$ 

For example, if TIMESLOT\_OFFSET\_C is set to 0x040 and the 1 MHz low frequency oscillator is being used, then the offset from the start of Time Slot A to the start of Time Slot C is

Offset = 
$$(64 \times 1 \, \mu s \times 64) = 4.096 \, ms$$

The sampling rate is controlled by the low frequency oscillator. The low frequency oscillator is driven by one of three sources as described in the Clocking section.

If the sampling period is set too short to allow the enabled time slots to complete, a full cycle of enabled time slot samples are skipped, effectively reducing the overall sample rate. For example, if the sampling rate is set to  $100~{\rm Hz}$  ( $10~{\rm ms}$  period) and the total amount of time required to complete all enabled time slots is  $11~{\rm ms}$ , the next cycle of time slots does not begin until t =  $20~{\rm ms}$ , effectively reducing the sampling rate to  $50~{\rm Hz}$ .

If TIMESLOT\_OFFSET\_x is set too short to allow the previous time slot to finish, the time slot occurs immediately after the previous time slot. Time slots always occur in A through L order.

#### **Using External Synchronization for Sampling**

An external signal driven to a configured GPIO pin can be used to wake from sleep instead of the TIMESLOT\_PERIOD\_x counter, which allows external control of the sample rate and time. This mode of operation is enabled using the EXT\_SYNC\_EN bit and uses the GPIO pin selected by the EXT\_SYNC\_GPIO bit field. If using this feature, be sure to enable the selected GPIO pin as an input using the appropriate GPIO\_PIN\_CFGx bit field.

When operating with external synchronization, the device enters sleep first when set into go mode and waits for the next external synchronization signal before waking up. This external synchronization signal is then synchronized to the low frequency oscillator and then starts the wake-up sequence. If an additional external synchronization is provided prior to completing time slot operations, it is ignored.

#### **EXECUTION MODES**

A state machine in the low frequency oscillator clock domain controls sleep times, wake-up cycles, and the start of time slot operations. The low frequency oscillator serves as the time base for all time slot operations, controls the sample rates, and clocks the low frequency state machine. This state machine controls all operations and is controlled by the OP\_MODE bit.

Table 15. OP\_MODE Bit Setting Descriptions

OP_MODE		
Setting	Mode	Description
0	Off	All operations stopped. Time slot actions reset. Low power standby state.
1	Go	Transitioning to this state from off mode starts time slot operation.

At power-up and following any subsequent reset operations, the ADPD4000/ADPD4001 is in off mode. The user can write 0 to the OP\_MODE bit to immediately stop operations and return to off mode.

Register writes that affect operating modes cannot occur during go mode. The user must enter off mode before changing the control registers. Off mode resets the digital portion of the ADC, all of the pulse generators, and the state machine.

When OP\_MODE is set to 1, the device immediately starts the first wake-up sequence and time slot operations unless using an external synchronization trigger. If using an external synchronization trigger, the device enters the sleep state before the first wake-up and time slot regions begin.




Figure 23. Time Slot Operation with Offset Using TIMESLOT\_OFFSET\_x

Rev. A | Page 21 of 82

#### **HOST INTERFACE**

The ADPD4000/ADPD4001 provide two methods of communication with the host, a SPI port and I<sup>2</sup>C interface. The device also provides numerous FIFO, data register, error, and threshold status bits, each of which can be provided by an interrupt function from a GPIO, read from status registers, or appended as optional status bytes at the end of a FIFO packet.

### **Interrupt Status Bits**

#### **Data Register Interrupts**

The data interrupt status bits, INT\_DATA\_x for each time slot, are set every time the data registers for that time slot are updated. The state of the HOLD\_REGS\_x bit has no effect on the interrupt logic.

#### **FIFO Threshold Interrupt**

The FIFO threshold interrupt status bit, INT\_FIFO\_TH, is set when the number of bytes in the FIFO exceeds the value stored in the FIFO\_TH register. The INT\_FIFO\_TH bit is cleared automatically when a FIFO read reduces the number of bytes below the value in the FIFO\_TH register, which allows the user to set an appropriate data size for their host needs.

#### **Level Interrupts**

Two level interrupt status bits, INT\_LEV0\_x and INT\_LEV1\_x, provide an interrupt when the dark data or signal data values cross above or below a programmed threshold level.

Two comparison circuits are available per time slot. The INT\_LEV0\_x or INT\_LEV1\_x status bits are set when the data register update meets the criteria set by the associated THRESH0\_TYPE\_x, THRESH0\_DIR\_x, THRESH0\_CHAN\_x settings, or by the associated THRESH1\_TYPE\_x, THRESH1\_DIR\_x, and THRESH1\_CHAN\_x settings.

The Level 0 interrupt operates as follows. The user sets an 8-bit threshold value in the THRESHO\_VALUE\_x bit field for the corresponding time slot. This value is then shifted to the left by anywhere from 0 bits to 24 bits, specified by the setting of the

THRESHO\_SHIFT\_x bit field. A comparison is then made between the shifted threshold value and the register chosen by the THRESHO\_TYPE\_x bit field and the THRESHO\_CHAN\_x bit. The INT\_LEVO\_x status bit is set if the selected data register meets the criteria set in the THRESHO\_DIR\_x bit field. The Level 1 interrupt operates in the same fashion.

#### **Clearing Interrupt Status Bits**

All status bits are set regardless of whether the status bit is routed to one of the interrupt outputs, Interrupt X or Interrupt Y. The status bits are independent of the interrupt enable bits. The status bits are always set by the corresponding event. The interrupt bits stay set until they are either manually or automatically cleared.

The user can manually clear a given interrupt by writing a 1 to the matching interrupt status bit. In addition, the data interrupt status bits can be configured to clear automatically. When the INT\_ACLEAR\_DATA\_x or INT\_ACLEAR\_FIFO bit is set, the appropriate interrupt status bit is automatically cleared when any matching data register or FIFO register is read. Automatic clearing of the interrupt status bits removes the need to manually clear these interrupts.

#### **Optional Status Bytes**

There is an option to append each data packet with status bits. This option is useful for hosts that cannot spare an interrupt channel to service. The status bytes can each be individually selected in the FIFO\_STATUS\_BYTES register. Each bit in the FIFO\_STATUS\_BYTES register enables a status byte that is appended to the data packet in the FIFO. If any bit in the FIFO\_STATUS\_BYTES register is set to 1, the byte that is appended to the data packet contains the status bits, as shown in Table 16. Table 16 shows the order, enable bit, and contents of each status byte.

The 4-bit sequence number cycles from 0 to 15 and is incremented with wraparound every time the time slot sequence completes. This sequence number can also be made available bitwise on the GPIO pins.

Table 16	FIFO St	tue Ryte (	order a	nd Contents
Table 10.	こししい うじ	atus Dyte (	ruer a	na Contents

			Contents <sup>1</sup> T D						
<b>Byte Order</b>	<b>Enable Bit</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	ENA_STAT_SUM	0	0	Any LEV1_x	Any LEV0_x		4-bit se	quence	
1	ENA_STAT_D1	DATA_H	DATA_G	DATA_F	DATA_E	DATA_D	DATA_C	DATA_B	DATA_A
2	ENA_STAT_D2	0	0	0	0	DATA_L	DATA_K	DATA_J	DATA_I
3	ENA_STAT_L0	LEV0_H	LEV0_G	LEV0_F	LEV0_E	LEV0_D	LEV0_C	LEV0_B	LEV0_A
4	ENA_STAT_L1	LEV1_H	LEV1_G	LEV1_F	LEV1_E	LEV1_D	LEV1_C	LEV1_B	LEV1_A
5	ENA_STAT_LX	LEV1_L	LEV1_K	LEV1_J	LEV1_I	LEV0_L	LEV0_K	LEV0_J	LEV0_I

<sup>&</sup>lt;sup>1</sup> DATA\_x refers to the data register interrupts for the corresponding time slot. LEV0\_x and LEV1\_x refer to Level 0 and Level 1 time slot interrupts, respectively, for Time Slot A through Time Slot L.

#### Interrupt Outputs, Interrupt X and Interrupt Y

The ADPD4000/ADPD4001 support two separate interrupt outputs, Interrupt X and Interrupt Y. Each interrupt has the option to be driven to any of the four GPIO pins. The two different interrupt outputs can be generated for a host processor if desired. For example, the FIFO threshold interrupt, INT\_FIFO\_TH, can be routed to Interrupt X and used to drive the direct memory access (DMA) channel of the host, while the INT\_FIFO\_ OFLOW and INT\_FIFO\_UFLOW interrupts can be routed to Interrupt Y and used to drive an additional host interrupt pin. Another example case includes routing the data interrupt from a single time slot to Interrupt X and the FIFO threshold interrupt to Interrupt Y. The host receives one interrupt when the interrupt of that particular channel occurs and the host can then read that register directly. Interrupt Y, in this case, is handled by the host with DMA or with an interrupt. Each of the different interrupt status bits can be routed to Interrupt X or Interrupt Y, or both.

For each interrupt, there is an associated Interrupt X and Interrupt Y enable bit. See Table 27 for a full list of available interrupts that can be brought out on Interrupt X and Interrupt Y. The logic for the Interrupt X and Interrupt Y function is a logic AND of the status bit with its matching enable bit. All enabled status bits are then logically OR'ed to create the interrupt function. The enable bits do not affect the status bits.

#### General-Purpose I/Os

The ADPD4000/ADPD4001 provide four general-purpose I/O pins: GPIO0, GPIO1, GPIO2, and GPIO3. These GPIOs can be used as previously described in the Interrupt Outputs, Interrupt X and Interrupt Y section for interrupt outputs or for providing external clock signals to the device. The GPIOs can also be used for many different control signals, as synchronization controls to external devices, as well as test signals that are useful during system debugging. All of the available signals that can be brought out on a GPIOx pin are listed in Table 31.

#### SPI and I<sup>2</sup>C Interface

The ADPD4000 contains a SPI port, the ADPD4001 contains an  $I^2C$  interface. The SPI and  $I^2C$  interfaces operate synchronously with their respective input clocks and require no internal clocks to operate.

The ADPD4000/ADPD4001 have an internal power-on-reset circuit that sets the device into a known idle state during the initial power-up. After the power-on-reset has been released, approximately 2  $\mu$ s to 6  $\mu$ s after the DVDD supply is active, the device can be read and written through the SPI or I<sup>2</sup>C interface.

The registers are accessed using addresses within a 15-bit address space. Each address references a 15-bit register with one address reserved for the FIFO read accesses. For both the I<sup>2</sup>C and SPI interfaces, reads and writes auto-increment to the next register if additional words are accessed as part of the same access sequence. This automatic address increment occurs for all addresses except the FIFO address, one less than the FIFO

address and the last used address, which is 0x277. Reads from the FIFO address continue to access the next byte from the FIFO.

#### **SPI Operations**

The SPI single register write operation is shown in Figure 24. The first two bytes contain the 15-bit register address and specifies that a write is requested. The remaining two bytes are the 16 data bits to write to the register. The register write occurs only when all 16 bits are shifted in prior to deassertion of the  $\overline{\text{CS}}$  signal.

In addition, multiple registers can be written if additional 16-bit data is shifted in before deassertion of the  $\overline{\text{CS}}$  signal. The register address automatically increments to the next register after each 16 bits of data.

The SPI single register read operation is shown in Figure 25. The first two bytes contain the 15-bit register address and specifies that a read is requested. Register bits are shifted out starting with the MSB. In addition, multiple registers can be read if additional 16-bit data is shifted out prior to deassertion of the  $\overline{\text{CS}}$  signal.

It is recommended that reading from the FIFO is done byte wise. There is no requirement to read multiples of 16 bits.

#### I<sup>2</sup>C Operations

The I<sup>2</sup>C operations require addressing the device as well as choosing the register that is being read or written. An I<sup>2</sup>C register write is shown in Figure 26 and Figure 27. The SDA pin is bidirectional open drain, where different bit times are driven in a predetermined way by the master or the slave. The ADPD4001 acts as a slave on the I<sup>2</sup>C bus. Start and stop bit operations are shown as S and P in Figure 26 and Figure 27. The I<sup>2</sup>C port supports both 7-bit and 15-bit addresses. If accessing Address 0x007F or lower, a 7-bit address can be used. If the first address bit after the slave address acknowledge (ACK) is a 0, a 7-bit address is used, as shown in the short read and write operations (see Figure 26 to Figure 29). If the first bit after a slave address acknowledge is 1, a 15-bit address is used as shown in the long read and write operations (see Figure 30 and Figure 31).

Figure 26 shows the first half of the short register write operation. The first byte indicates that the ADPD4001 is being addressed with a write operation. The ADPD4001 indicates that it has been addressed by driving an acknowledge. The next byte operation is a write of the address of the register to be written. The MSB is the L/S bit (long/short). When this bit is low, a 7-bit address follows. If the L/S bit is high, a 15-bit address follows. The ADPD4001 sends an acknowledge following the register address.

The rest of the write operation is shown in Figure 27, which shows the two data bytes that are written to the 16-bit register. Registers are written only when all 16 bits are shifted in before a stop bit occurs. The ADPD4001 sends an acknowledge for each byte received. Additional pairs of byte operations can be repeated prior to the stop bit occurring. The address auto-increments

after each complete write. Register writes occur only after each pair of bytes is written.

The  $I^2C$  short read operations are shown in Figure 28 and Figure 29. Like the write operation, the first byte pair selects the ADPD4001 and specifies the register address (with the  $L/\overline{S}$  bit low) to read from.

Figure 29 shows the rest of the read operation. This sequence starts with a start bit, selects the ADPD4001, and indicates that a read operation follows. The ADPD4001 sends an acknowledge to indicate data to be sent. The ADPD4001 then shifts out the register read data one byte at a time. The host acknowledges

each byte after it is sent by the ADPD4001, if additional bytes are to be read. The same address incrementing is used for reads as well.

To read multiple bytes from the FIFO or from sequential registers, simply repeat the middle byte operation as shown in Figure 29.

The first portion of a long write operation is shown in Figure 30. The second half of the long write is the same as for the short write, as shown in Figure 27.

The first half of a long read operation is shown in Figure 31. The second half is the same as shown in Figure 29.



Figure 31. I<sup>2</sup>C Long Read First Half

Rev. A | Page 24 of 82

# APPLICATIONS INFORMATION

#### **OPERATING MODE OVERVIEW**

The ADPD4000/ADPD4001 are effectively charge measuring devices that can interface with many different sensors enabling synchronous measurements of PPG, electrocardiography (ECG), electrodermal activity (EDA), impedance, capacitance, and temperature measurements. A selection of operating modes are built into the device to optimize each of the different sensor measurements supported.

#### SINGLE INTEGRATION MODE

Single integration mode is used for a single integration of incoming charge per ADC conversion and is the most common operating mode for the ADPD4000/ADPD4001. In single integration mode, most of the dynamic range of the integrator is used when integrating the charge from the sensor response to a single stimuli event, for example, an LED pulse. There is also a multiple integration mode available for situations with very small sensor responses (see the Multiple Integration Mode section for more information).

#### **Using LED as Stimulus**

Single integration mode is the typical operating mode used for a PPG measurement, where an LED is pulsed into human tissue and the resultant charge from the photodiode response is integrated and subsequently converted by the ADC. Figure 32 shows an example of a typical PPG measurement circuit.




Figure 32. Typical PPG Measurement Circuit


The MOD\_TYPE\_x value is left at the default value of 0 so that the TIA is continuously connected to the input of the TIA. Set the PRECON\_x bit field to 0x5 to set the anode of the photodiode (PD) to the TIA\_VREF potential during the preconditioning period. The VCx pin is connected to the cathode of the

photodiode and is set to TIA\_VREF + 250 mV to apply a 250 mV reverse bias across the photodiode, which reduces the photodiode capacitance and reduces the noise of the signal path. Set TIA\_VREF to 1.27 V using the AFE\_TRIM\_VREF\_x bit field for maximum dynamic range.

The LED pulse is controlled with the LED\_OFFSET\_x and LED\_WIDTH\_x bit field. The default LED offset (LED\_OFFSET\_x = 0x10) is 16  $\mu$ s from the end of the preconditioning period and is suitable for most use cases. Recommended LED pulse widths are either 2  $\mu$ s or 3  $\mu$ s when using the BPF. Shorter LED pulse widths provide the greatest amount of ambient light rejection and the lowest power dissipation. The period is automatically calculated by the ADPD4000/ADPD4001. The automatic calculation is based on the integration width selected and the number of ADC conversions. To use the automatic calculation, leave the MIN\_PERIOD\_x bit field at its default value of 0. If a longer period is desired, for example, if more settling time is required, use the MIN\_PERIOD\_x bit field to enable a longer period.

The integration pulses are controlled with the INTEG\_OFFSET\_x, INTEG\_FINE\_OFFSET\_x, and INTEG\_WIDTH\_x bit fields. It is recommended that an integration width of 1 µs greater than the LED width be used because the signal spreads due to the response of the BPF. By setting the integration width 1 µs wider than the LED width, a maximum amount of charge from the incoming signal is integrated.

The number of ADC conversions defaults to a single ADC conversion. However, oversampling is available for increased SNR. The ADC conversions can be set to 1, 2, 3, or 4, based on the ADC\_COUNT\_x bit field. If two channels are enabled, Channel 1 occurs first, followed by Channel 2. The total number of pulses is equal to NUM\_INT\_x × NUM\_REPEAT\_x. In single integration mode, NUM\_INT\_x = 1 for a single integration sequence per ADC conversion. Therefore, the total number of pulses is controlled by NUM\_REPEAT\_x. Increasing the number of pulses reduces the noise floor of the measurement by a factor of  $\sqrt{n}$ , where n is the total number of pulses.






Figure 33. Single Integration per ADC Conversion with LED as Stimulus

**Table 17. Single Integration Mode Settings** 

14010 17.0111	gie integration wode	octtings	
Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Signal Path	0x0100	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
Setup	0x0101	AFE_PATH_CFG_x	Set to 0x1DA for TIA, BPF, integrator, and ADC.
	0x0102	INPxx_x	Enable desired inputs.
	0x0103	PRECON_x	Set to 0x5 to precondition anode of the photodiode to TIA_VREF.
	0x0103	VCx_SEL_x	Set to 0x2 to set ~250 mV reverse bias across the photodiode.
	0x0104	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range.
	0x0108	MOD_TYPE_x	Set to 0 for continuous TIA connection to inputs following preconditioning.
Timing	0x0109	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments. 0x10 default (16 µs)
	0x0109	LED_WIDTH_x	Sets width of LED pulse in 1 μs increments. 2 μs or 3 μs recommended.
	0x010A	INTEG_WIDTH_x	Integration time in $\mu$ s. Set to LED_WIDTH_x + 1.
	0x010B	INTEG_OFFSET_x,	Integration sequence start time = INTEG_OFFSET_x +
		INTEG_FINE_OFFSET_x	INTEG_FINE_OFFSET_x. Optimize as described in the Optimizing Position
	0.0107	NILIM INT	of Integration Sequence section.
	0x0107	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.
	0x0107	NUM_REPEAT_x	With NUM_INT_x = 1, NUM_REPEAT_x sets the total number of pulses.
LED Settings	0x0105, 0x0106	LED_DRIVESIDEx_x	Select LED for time slot used.
	0x0105, 0x0106	LED_CURRENTx_x	Set LED current for selected LED.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

### **Optimizing Position of Integration Sequence**

It is critical that the zero crossing of the output response of the BPF be aligned with the integration sequence such that the positive integration is aligned with the positive portion of the BPF output response and the negative integration is aligned with the negative portion of the BPF output response (see Figure 33).

A simple test to find the zero crossing is to set the circuit so that the LED is reflecting off a reflector at a fixed distance from the photodiode such that a steady dc level of photodiode current is provided to the ADPD4000/ADPD4001. Monitor the output while sweeping the coarse integrator offset, INTEG\_OFFSET\_x, from a low value to a high value in 1 µs steps. The zero crossing is located when a relative maxima is seen at the output. The zero crossing can then be identified with much finer precision by sweeping the INTEG\_FINE\_OFFSET\_x bit field in 31.25 ns increments.

# **Improving SNR Using Multiple Pulses**

The ADPD4000/ADPD4001 use very short LED pulses, on the order of 2  $\mu s$  or 3  $\mu s$ . The SNR of a single pulse is approximately 68 dB to 74 dB, depending on the TIA gain. The SNR can be extended to >90 dB by increasing the number of pulses per sample and filtering to a relevant signal bandwidth, for example, 0.5 Hz to 20 Hz for a heart rate signal. The SNR increases as the square root of the number of pulses. Thus, for every doubling of pulses, 3 dB of SNR increase is achieved. The number of pulses is increased with the NUM\_REPEAT\_x bit field.

#### **Improving SNR Using Integrator Chopping**

The last stage in the ADPD4000/ADPD4001 datapath is a charge integrator. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier can itself introduce low frequency signal content at a low level. The ADPD4000/ADPD4001 have a mode that enables additional chopping in the digital domain to remove this signal. Chopping is achieved by using an even number of pulses per sample and inverting the integration sequence for half of those sequences. When the math is done to

combine the digitized result of each of the pulses of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown in Figure 34.

The result of chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and resulting in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the noise contribution of the integrator becomes more pronounced.

Digital chopping is enabled using the registers and bits detailed in Table 18. The bit fields define the chopping operation for the first four pulses. This 4-bit sequence is then repeated for all subsequent sequence of four pulses. In Figure 34, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting the REVERSE\_INTEG\_x bit field = 0xA to reverse the integration sequence for the second and fourth pulses. To complete the operation, the math must be adjusted by setting the SUBTRACT\_x bit field = 0xA. An even number of pulses must be used with integrator chop mode.

When using integrator chop mode, the ADC offset bit fields, CH1\_ADC\_ADJUST\_x and CH2\_ADC\_ADJUST\_x, must be set to 0, because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the output of the ADC are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Note that the elimination of the offset using chop mode can clip at least half of the noise signal when no input signal is present, which makes it difficult to measure the noise floor during characterization of the system. There are three options for performing noise floor characterization of the system.

- Chop mode disabled.
- Chop mode enabled but with a minimal signal present at the input, which increases the noise floor enough such that it is no longer clipped.
- Setting the ZERO\_ADJUST\_x bit = 1, which adds 2048 codes to the end result.




Figure 34. Diagram of Integrator Chopping Sequence

Table 18. Register Settings for Integrator Chop Mode

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Integrator Chop Mode	0x010D	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.
	0x010D	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x010D is the location for SUBTRACT\_A. For Time Slot B, this register is at Address 0x012D, For Time Slot C, this register is at Address 0x014D. For Time Slot D, this register is at Address 0x016D, and so on

#### **Connection Modulation**

The ADPD4000/ADPD4001 use three different types of modulation connections to a sensor, controlled by the MOD\_TYPE\_x bit field. Table 19 shows the different functions controlled by this register. The default mode of operation is MOD\_TYPE\_x = 0, which is the mode where there is no modulation of the input connection, and is the mode used as described in the Using LED as Stimulus section.

Table 19. Modulation Connections Based on MOD\_TYPE\_x

MOD_TYPE_x	Connect function
0	TIA is continuously connected to INx after the precondition period. There is no modulation of the input connection.
1	Float mode operation. The TIA is connected to INx only during the modulation pulse and disconnected (floated) between pulses.
2	Nonfloat mode connection modulation. The TIA is connected to INx during the modulation pulse and connected to the precondition value between pulses.

#### **Float Mode Operation**

The ADPD4000/ADPD4001 have a unique operating mode, float mode, that allows high SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the receive path of the device for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor, CPD. At the end of the float time, the photodiode is switched into the receive path of the ADPD4000/ADPD4001 and an inrush of the accumulated charge occurs, which is then integrated, allowing the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the capacitance of the photodiode for as long as it takes to acquire maximum charge, independent of the amplifiers of the signal path, effectively integrating charge noise free. Float mode allows the user the flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time.

In float mode, the signal path bypasses the BPF and uses only the TIA and integrator. The BPF is bypassed because the shape of the signal produced when transferring the charge from the photodiode by modulating the connection to the TIA can differ across devices and conditions. A filtered signal from the BPF is not able to be reliably aligned with the integration sequence. Therefore, the BPF cannot be used. In float mode, the entire charge transfer is integrated in the negative cycle of the integrator and the positive cycle cancels any offsets.

#### Float LED Mode for Synchronous LED Measurements

Float LED mode is desirable in low signal conditions where the CTR is <10 nA/mA. In addition, float mode is an ideal option when limiting the LED drive current of the green LEDs in a heart rate measurement to keep the forward voltage drop of the green LED to a level that allows the elimination of a boost converter for the LED supply. For example, the LED current can be limited to 10 mA to ensure that the LED voltage drop is ~3 V so that it can operate directly from the battery without the need of a boost converter. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon

In float LED mode, multiple pulses are used to cancel electrical offsets, drifts, and ambient light. To achieve this ambient light rejection, an even number of equal length pulses are used. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The return from the combination of the LED, ambient light, and offset is present in one of the pulses. In the other, only the ambient light and offset is present. A subtraction of the two pulses is made that eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

For each group of four pulses, the settings of LED\_DISABLE\_x determine if the LED flashes in a specific pulse position. Which pulse positions are added or subtracted is configured in the SUBTRACT\_x bit field. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period. With NUM\_INT\_x set to 1, NUM\_REPEAT\_x determines the total number of pulses. For example, if the device is set up for

Rev. A | Page 28 of 82

32 pulses, the four-pulse sequence, as defined in LED\_DISABLE\_x and SUBTRACT\_x, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes.

In float mode, the MIN\_PERIOD\_x bit field must be set to control the pulse period. The automatic period calculation is not designed to work with float mode. Set the MIN\_PERIOD\_x bit field, in 1 µs increments, to accommodate the amount of float time and connect time required.

Placement of the integration sequence is such that the negative phase of the integration is centered on the charge transfer phase. The TIA is an inverting stage. Therefore, placing the negative phase of the integration during the transferring of the

charge from the photodiode causes the integrator to increase with the negative going output signal from the TIA.

In the example shown in Figure 35, the LED flashes in the second and third pulses of the four-pulse sequence. SUBTRACT\_x is set up to add the second and third pulses while subtracting the first and fourth pulses, effectively cancelling out the ambient light, electrical offsets, and drift.

Additionally, set the INPUT\_R\_SELECT\_x bit field equal to 1 to place a 6.5 k $\Omega$  resistor in series between the photodiode and the TIA input to slow the inrush of current from the photodiode when the input switch is closed.

Table 20 details the relevant registers for float LED mode.




Figure 35. Four-Pulse Float Mode Operation

**Table 20. Float LED Mode Settings** 

	Time Slot A		
Group	Register Address <sup>1</sup>	Bit Field Name	Description
Signal Path Setup	0x0100	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
	0x0100	INPUT_R_SELECT_x	Set to 0x1 for 6.25 k $\Omega$ series input resistor.
	0x0101	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102	INPxx_x	Enable desired inputs.
	0x0103	PRECON_x	Set to 0x4 to precondition anode of photodiode to the input of the TIA.
	0x0103	VCx_SEL_x	Set to 0x2 to set ~250 mV reverse bias across photodiode.
	0x0104	TIA_GAIN_CHx_x	Select TIA gain (100 k $\Omega$ or 200 k $\Omega$ for float mode).
	0x0104	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
Float Mode	0x0107	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.
Configuration	0x0107	NUM_REPEAT_x	Number of sequence repeats. Must be set to a multiple of 2 for float mode.
	0x0108	MOD_TYPE_x	Set to 0x1 for float mode operation.
	0x0108	MIN_PERIOD_x	Set the period to accommodate float time plus connect time, in 1 $\mu$ s increments.
	0x010A	INTEG_WIDTH_x	Integration time in μs. Set to MOD_WIDTH_x + 1.

Rev. A | Page 29 of 82

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
	0x010B	INTEG_OFFSET_x	Integration sequence start time. Set to (MOD_OFFSET_x – INTEG_WIDTH_x – 1).
	0x010B	INTEG_FINE_OFFSET_x	Set to 0x18.
	0x010C	MOD_WIDTH_x	Sets width of connect pulse in 1 $\mu$ s increments. Typical values of 2 $\mu$ s or 3 $\mu$ s.
	0x010C	MOD_OFFSET_x	Sets start time of first connect pulse in 1 µs increments.
	0x010D	SUBTRACT_x	In any given sequence of four pulses, negate the math operation in the selected position. Selections are active high (that is, subtract if 1) and the LSB of this register maps to the first pulse. For a float mode sequence, add pulses when the LED flashes and subtract pulses when the LED is disabled, according to LED_DISABLE_x.
LED Settings	0x0105, 0x0106 0x0105, 0x0106	LED_DRIVESIDEx_x LED_CURRENTx_x	Select LED for time slot used. Set LED current for selected LED.
	0x0109	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments.
	0x0109	LED_WIDTH_X	Sets width of LED pulse in 1 µs increments.
	0x010D	LED_DISABLE_x	In any given sequence of four pulses, disable the LED pulse in the selected position. Selections are active high (that is, disable LED if 1) and the LSB of this register maps to the first pulse. For a sequence of four pulses, it is recommended to fire the LED in the second and third pulses by writing 0x9 to this register.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

#### **Float Mode Limitations**

When using float mode, the limitations of the mode must be well understood. For example, a finite amount of charge can accumulate on the capacitance of the photodiode, and there is a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and assuming that the photodiode begins to become nonlinear at ~200 mV of forward bias, there is ~450 mV of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 36). To verify that float mode is operating in the linear region of the diode, the user can perform a simple check. Record data at a desired float time and then record data at half the float time. The recommended ratio of the two received signals is 2:1. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.




Figure 36. Integrated Charge on the Photodiode (PD) vs. Float Time

The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor is estimated by

$$Q = C_{PD}V$$

where:

*Q* is the integrated charge.

 $C_{PD}$  is the capacitance of the photodiode.

 ${\it V}$  is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For a typical discrete optical design using a 7 mm<sup>2</sup> photodiode with 70 pF capacitance and 450 mV of headroom, the maximum amount of charge that can be stored on the photodiode capacitance is 31.5 pC.

In addition, consider the maximum amount of charge the integrator of the ADPD4000/ADPD4001 can integrate. The integrator can integrate up to 7.6 pC. When this charge is referred back to the input, consider the TIA gain. When the TIA gain is at 200 k $\Omega$ , the input referred charge is at a 1:1 ratio to the integrated charge on the integrator. For 100 k $\Omega$  gain, it is 2:1. For 50 k $\Omega$  gain, it is 4:1. For 25 k $\Omega$  gain, it is 8:1. For the previous example using a photodiode with 70 pF capacitance, use a 50 k $\Omega$ TIA gain and set the float timing such that, for a single pulse, the output of the ADC is at 70% of full scale, which is a typical operating condition. Under these operating conditions, 5.3 pC integrates per pulse by the integrator for 21.2 pC of charge accumulated on the photodiode capacitance. The amount of time to accumulate charge on C<sub>PD</sub> is inversely proportional to CTR. TIA gain settings of 100 k $\Omega$  or 200 k $\Omega$  may be required based on the CTR of the measurement and how much charge can be accumulated in a given amount of time. Ultimately, the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system determine the float times.

#### **Pulse Connect Modulation**

Pulse connect modulation is useful for ambient light measurements or any other sensor measurements that do not require a synchronous stimulus. This mode works by preconditioning the sensor to some level selected by the PRECON\_x bit field and then only connecting the sensor to the input of the TIA during the modulation pulse. When not connected to the TIA, the sensor is connected to a low input impedance node at the TIA\_VREF voltage. Any sensor current during this time is directed into the AFE. Therefore, no charge accumulates on the sensor. This lack of charge accumulation is in contrast to float mode, which fully disconnects the sensor between modulation pulses. The MOD\_TYPE\_x bit field must be set to 0x2 for pulse connect mode. The advantage of using this mode for nonsynchronous sensor measurements is that it allows the user to take advantage

of the noise performance benefits of the full signal path using the BPF and integrator. Figure 38 shows a timing diagram for pulse connect modulation type measurements.

#### **Modulation of Stimulus Source**

The ADPD4000/ADPD4001 have operating modes that modulate the VC1 and VC2 signals. These modes are useful for providing a pulsed stimulus to the sensor being measured. For example, a bioimpedance measurement can be made where one electrode to the human is being pulsed by the VC1 or VC2 output and the response is measured on a second electrode connected to the TIA input. This mode is also useful for a capacitance measurement, as shown in Figure 37, where one of the VCx pins is connected to one side of the capacitor and the other side is connected to the TIA input.




Figure 37. Modulate Stimulus for Capacitance Measurement

The BPF is bypassed for this measurement. When a stimulus pulse is provided on the VCx pin, the capacitor response is a positive spike on the rising edge that then settles back toward TIA\_VREF, followed by a negative spike on the falling edge of the stimulus pulse. The integration sequence is centered such that the positive and negative integration sequences completely integrate the charge from the positive and negative TIA responses, respectively (see Figure 39).

Pulsing of the VC1 and VC2 pins is controlled by the VCx\_PULSE\_x, VCx\_ALT\_x, and VCx\_SEL\_x bit fields while timing of the modulation is controlled by the MOD\_OFFSET\_x and MOD\_WIDTH\_x bit fields. Table 21 shows the relevant registers for modulating the stimulus to the sensor.




Figure 38. Pulse Connect Modulation




Table 21. Modulate Stimulus Settings			
Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Modulate Stimulus	0x0100	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
Setup	0x0101	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102	INPxx_x	Enable desired inputs.
	0x0103	PRECON_x	Set to 0x5 to precondition sensor to TIA_VREF.
	0x0103	VCx_PULSE_x	VCx pulse control. Set to 0x2 to pulse to the alternate voltage during a modulation pulse.
	0x0103	VCx_ALT_x	Select the alternate state for VCx during the modulation pulse.
	0x0103	VCx_SEL_x	Set to 0x1 to set VCx to TIA_VREF as primary state.
	0x0104	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
Modulate Stimulus Timing	0x010C	MOD_OFFSET_x	Sets start time of first modulation pulse in 1 μs increments.
	0x010C	MOD_WIDTH_x	Sets width of modulation pulse in 1 μs increments. Typical values of 6 μs to 12 μs.
	0x010A	INTEG_WIDTH_x	Integration time in µs. Set to MOD_WIDTH_x + 1.
	0x010B	INTEG_OFFSET_x	Integration sequence start time. Set to MOD_OFFSET_ $x - 1$ .
	0x010B	INTEG_FINE_OFFSET_x	Start from 0 and sweep to find optimal operating point.
	0x0107	NUM_INT_x	Set to 1 for a single integration per ADC conversion
	0x0107	NUM_REPEAT_x	Number of sequence repeats. SNR increases as √n. where n = NUM_REPEAT × NUM_INT

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

#### MULTIPLE INTEGRATION MODE

Multiple integration mode provides multiple integrations of incoming charge per ADC conversion. This mode is most useful when there is a very small response that uses a small amount of the available dynamic range per stimuli event. Multiple integration mode allows multiple integrations of charge prior to an ADC conversion so that a larger amount of the available dynamic range of the integrator is utilized.

Figure 40 shows multiple integration mode using the LED as the stimulus. The number of LED pulses and subsequent integrations of charge from the PD response is determined by the setting of the NUM\_INT\_x bit field. Following the final integration, there is a single ADC conversion. This process is repeated NUM\_REPEAT\_x times.

Prior to setting the number of integrations using the NUM\_INT\_x bit field, determine the optimal TIA gain and LED current setting. When the TIA gain and LED current are set, measure how much of the integrator dynamic range is used to integrate the charge created by a single LED pulse. If the amount of integrator dynamic range used for a single pulse is less than half the available dynamic range, it may be desirable to use multiple integrations prior to an ADC conversion. For example, if the amount of integrator dynamic range used for a single pulse is 1/8 of the available dynamic range, set NUM\_INT\_x to 0x6 to

use six pulses and integrations, using most of the available dynamic range (75%) per ADC conversion while leaving 25% of headroom for margin so that the integrator does not saturate as the input level varies. As each pulse is applied to the LED, the charge from the response is integrated and held. The charge from the response to each subsequent pulse is added to the previous total integrated charge, as shown in Figure 40, until NUM\_INT\_x integrations is reached.

In multiple integration mode, the minimum period is automatically calculated. In the example shown, the minimum period is calculated at 2 × INTEG\_WIDTH\_x so that subsequent pulses occur immediately following the completion of the previous integration. Extra time is automatically added to accommodate the ADC conversions at the end of NUM\_INT\_x integrations.

Use NUM\_REPEAT\_x to increase the iterations to improve the overall SNR. The entire multiple integration per ADC conversion process repeats NUM\_REPEAT\_x number of times. Increasing NUM\_REPEAT\_x serves the same purpose as multiple pulses in single integration mode, where n pulses improve the SNR by  $\sqrt{n}$ . In multiple integration mode, the SNR increases by  $\sqrt{n}$ , where n = NUM\_REPEAT\_x. The total number of LED pulses in this mode is equal to NUM\_INT\_x × NUM\_REPEAT\_x.




Figure 40. Multiple Integration Mode with LED as Stimulus

Table 22. Relevant Settings for Multiple Integration Mode

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Multiple Integration	0x0100	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
Mode Using LED	0x0101	AFE_PATH_CFG_x	Set to 0x1DA for TIA, BPF, integrator, and ADC.
as Stimulus	0x0102	INPxx_x	Enable desired inputs.
	0x0103	PRECON_x	Set to 0x5 to precondition anode of the photodiode to TIA_VREF.
	0x0103	VCx_SEL_x	Set to 0x2 to set ~250 mV reverse bias across photodiode.
	0x0104	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range.
Timing	0x0107	NUM_INT_x	Set to a number that utilizes most of the dynamic range of integrator available, leaving some margin for fluctuations in input level.
	0x0107	NUM_REPEAT_x	Set NUM_REPEAT_x to the number of times to repeat the multiple integration sequence. SNR increases by a factor of √(NUM_REPEAT_x). Total number of pulses is equal to NUM_REPEAT_x × NUM_INT_x.
	0x010A	INTEG_WIDTH_x	Integration time in µs. Set to LED_WIDTH_x + 1.
	0x010B	INTEG_OFFSET_x, INTEG_FINE_OFFSET_x	Integration sequence start time = INTEG_OFFSET_x + INTEG_FINE_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section.
LED Settings		LED_DRIVESIDEx_x	Select LED for time slot used.
	0x0105, 0x0106	LED_CURRENTx_x	Set LED current for selected LED.
	0x0109	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments. 0x10 default (16 µs).
	0x0109	LED_WIDTH_x	Sets width of LED pulse in 1µs increments. 2 µs or 3 µs recommended.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120, For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

#### DIGITAL INTEGRATION MODE

The ADPD4000/ADPD4001 support a digital integration mode to accommodate sensors that require longer pulses than can be supported in the typical analog integration modes. Digital integration mode also allows the system to use a larger LED duty cycle than the analog integration modes, which may result in the highest achievable levels of SNR.




Figure 41. Signal Path for Digital Integration Mode

In digital integration mode, the BPF is bypassed and the integrator is configured as a buffer, resulting in the signal path shown in Figure 41. Digital integration regions are configured by the user and separated into lit and dark regions. The LED is pulsed in the lit region, and the LED is off in the dark region. ADC samples are taken at 1  $\mu s$  intervals within the lit and dark regions and are then digitally integrated. The integration of the ADC samples from the dark region is subtracted from the integration of the ADC samples from the lit region and the result is written into the relevant signal output data registers. The sum of the samples from just the dark region are available

in the dark output data registers. Both signal and dark values can be written to the FIFO.

The ADPD4000/ADPD4001 support one-region and two-region digital integration modes. In one-region digital integration mode, an equal number of dark and lit samples are taken where all of the dark samples are taken in the dark region just prior to the lit region. One-region digital integration mode is illustrated in the timing diagram in Figure 42. In two-region digital integration mode, an equal number of dark and lit samples are taken. However, the dark region is split such that half of the samples are taken in the dark region prior to the lit region, and the other half is taken in the dark region following the lit region. The two-region digital integration mode results in higher ambient light rejection than the one-region digital integration mode in situations with a varying ambient light level. A timing diagram for two-region digital integration mode is shown in Figure 43.

Table 23 shows the relevant register settings for the digital integration modes of operation. Note that only a single channel can be used in digital integration mode. Two channels are not supported for digital integration mode of operation. The MIN\_PERIOD\_x bit field must also be manually set with the correct period because the minimum period is not automatically calculated in digital integration mode.




Figure 42. One-Region Digital Integration Mode Timing Diagram




Figure 43. Two-Region Digital Integration Mode Timing Diagram

Table 23. Relevant Settings for Digital Integration Modes

	Time Slot A		
Group	Register Address <sup>1</sup>	Bit Field Name	Description
Signal Path Setup	0x0100	SAMPLE_TYPE_x	Set to 0x1 for one-region digital integration mode. Set to 0x2 for two-region digital integration mode.
	0x0101	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. Integrator is automatically configured as a buffer when one-region or two-region digital integration mode is selected.
	0x0102	INPxx_x	Enable desired inputs.
	0x0103	PRECON_x	Set to 0x5 to precondition anode of photodiode to TIA_VREF.
	0x0103	VCx_SELECT_x	Set to 0x2 to set ~250 mV reverse bias across photodiode.
	0x0104	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.265 V.
Timing	ming 0x0107 NUM_INT_x		Set to the number of desired ADC conversions in the dark and lit regions.
	0x0107	NUM_REPEAT_x	Number of sequence repeats.
	0x0108	MIN_PERIOD_x	Set the period. Automatic period calculation is not supported in digital integration mode.
	0x0113	LIT_OFFSET_x	Set to the time of the first ADC conversion in the lit region.
	0x0114	DARK1_OFFSET_x	Set to the time of the first ADC conversion in the Dark 1 region.
	0x0114	DARK2_OFFSET_x	Set to the time of the first ADC conversion in the Dark 2 region. Only used in two-region digital integration mode.
LED Settings	0x0105, 0x0106	LED_DRIVESIDEx_x	Select LED for time slot used.
	0x0105, 0x0106	LED_CURRENTx_x	Set LED current for selected LED.
	0x0109	LED_OFFSET_x	Sets start time of first LED pulse in 1 μs increments.
	0x0109	LED_WIDTH_x	Sets width of LED pulse in 1 μs increments.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

#### **Timing Recommendations for Digital Integration Modes**

When setting the timing for digital integration mode, it is important to place the ADC samples such that the signal being sampled is given time to settle prior to the sample being taken. Settling time of the input signal is affected by photodiode capacitance and TIA settling time. Figure 44 shows an example of proper placement of the ADC sampling edges. Calculations for the offset values are as follows:

$$DARK1\_OFFSET\_x = (LED\_OFFSET\_x - (NUM\_INT\_x + 1))$$

Add a value of 1 to the number of ADC conversions such that there is 1 µs of margin added to placement of the Dark 1 region samples with respect to the beginning of the LED pulse.

$$LIT\_OFFSET\_x = (LED\_OFFSET\_x + t_D)$$

where  $t_D$  is the delay built into the offset setting to allow settling time of the signal. This value must be characterized in the final application.

$$DARK2\_OFFSET\_x = (LED\_OFFSET\_x + LED\_WIDTH\_x + t_D)$$

This setting only applies to two-region digital integration mode.




Figure 44. Proper Placement of ADC Sampling Edges in Digital Integration Mode

#### **TIA ADC MODE**

Figure 45 shows TIA ADC mode, which bypasses the BPF and routes the TIA output through a buffer, directly into the ADC. TIA ADC mode is useful in applications, such as ambient light sensing, and measuring other dc signals, such as leakage resistance. In photodiode measurement applications using the BPF, all background light is blocked from the signal chain and, therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light. This mode can also measure currents from other dc sources, such as leakage resistance.




Figure 45. TIA ADC Mode Block Diagram

When the devices are in TIA ADC mode, the BPF is bypassed and the integrator stage is reconfigured as a buffer. If both Channel 1 and Channel 2 are enabled in a single time slot, the ADC samples Channel 1 and then Channel 2 in sequential order in 1  $\mu$ s intervals.

The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as an inverting buffer. This mode is enabled by writing 0x0E6 to the AFE\_PATH\_ CFG\_x bit field (Register 0x0101, Bits[8:0] for Time Slot A), to enable a signal path that includes the TIA, integrator, and ADC. Additionally, to configure the integrator as a buffer, set Bit 11 of the INTEG\_SETUP\_x register (Register 0x010A, Bit 11 for Time Slot A). With the ADC offset registers, ADC\_OFF1\_x and ADC\_OFF2\_x, set to 0 and TIA\_VREF set to 1.265 V, the output of the ADC is at ~3,000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output increases toward 16,384 LSBs.

When configuring the integrator as a buffer, there is the option of either using a gain of 1 or a gain of 0.7. Using the gain of 0.7 increases the usable dynamic range at the input to the TIA. However, it is possible to overrange the ADC in this configuration and care must be taken to not saturate the ADC. To set the buffer gain, use the AFE\_TRIM\_INT\_x bit field, (Register 0x0104, Bits[12:11] for Time Slot A). Setting this bit field to 0x0 or 0x1 sets a gain of 1. Setting this bit field to 0x2 or 0x3 configures the buffer with a gain of 0.7.

Calculate the ADC output (ADCOUT) as follows:

$$ADC_{OUT} = 8192 - (((2 \times TIA\_VREF - 2 \times I_{INPUT\_TIA} \times R_F - 1.8 \text{ V})/146 \,\mu\text{V/LSB}) \times Buffer Gain)$$
(3)

where:

*TIA\_VREF* is the internal voltage reference signal for the TIA (the default value is 1.265 V).

 $I_{INPUT\_TIA}$  is the input current to the TIA.

 $R_F$  is the TIA feedback resistor.

Buffer Gain is either 0.7 or 1 based on the setting of AFE\_TRIM\_INT\_x.

Equation 3 is an approximation and does not account for internal offsets and gain errors. The calculation also assumes that the ADC offset registers are set to 0

Configuring one time slot in TIA ADC mode is useful for monitoring ambient and pulsed signals at the same time. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for measuring the desired LED pulsed signal.

#### **Protecting Against TIA Saturation in Normal Operation**

One of the reasons to monitor TIA ADC mode is to protect against environments that may cause saturation. One concern when operating in high light conditions, especially with larger photodiodes, is that the TIA stage may become saturated while the ADPD4000/ADPD4001 continue to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on the way the ADPD4000/ADPD4001 are configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends the current pulse, making it wider. The AFE timing is then violated

**Data Sheet** 

### ADPD4000/ADPD4001

because the positive portion of the BPF output extends into the negative section of the integration window. Thus, the photosignal is subtracted from itself, causing the output signal to decrease when the effective light signal increases.

To measure the response from the TIA and verify that this stage is not saturating, place the device in TIA ADC mode and slightly modify the timing. Specifically, sweep INTEG\_OFFSET\_x until a maximum is achieved. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light and LED pulse).

If this minimum value is below 16,384 LSBs, the TIA is not saturated. However, take care, because even if the result is not 16,384 LSBs, operating the device near saturation can quickly

result in saturation if light conditions change. A safe operating region is typically at  $\frac{3}{4}$  full scale and lower. The ADC resolution when operating in TIA ADC mode with a buffer gain = 1 is shown in Table 24. These codes are not the same as in modes with the BPF and integrator enabled because the BPF and integrator are not unity-gain elements.

Table 24. ADC Resolution in TIA ADC Mode

TIA Gain (kΩ)	ADC Resolution (nA/LSB)
12.5	5.84
25	2.92
50	1.46
100	0.73
200	0.37



## **REGISTER MAP**

Table 25. ADPD4000 Register Map Summary

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	1	
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0000	FIFO_ STATUS	[15:8]	CLEAR_FIFO	INT_FIFO_ UFLOW	INT_FIFO_ OFLOW		erved	FIFO_	BYTE_COUN	IT[10:8]	0x0000	R/W
		[7:0]		T		FIFO_BYTE_C			_	1		
0x0001	INT_ STATUS_	[15:8]	INT_FIFO_TH		Reserved		INT_ DATA_L	INT_ DATA_K	INT_ DATA_J	INT_ DATA_I	0x0000	R/W
	DATA	[7:0]	INT_DATA_H	INT_DATA_G	INT_ DATA_F	INT_ DATA_E	INT_ DATA_D	INT_ DATA_C	INT_ DATA_B	INT_ DATA_A		
0x0002	INT_ STATUS_	[15:8]		Reser	ved		INT_LEVO_L	INT_ LEV0_K	INT_ LEV0_J	INT_ LEV0_I	0x0000	R/W
	LEVO	[7:0]	INT_LEV0_H	INT_LEV0_G	INT_ LEV0_F	INT_ LEV0_E	INT_LEV0_D	INT_ LEV0_C	INT_ LEV0_B	INT_ LEV0_A		
0x0003	INT_ STATUS_	[15:8]		Reser			INT_LEV1_L	INT_ LEV1_K	INT_ LEV1_J	INT_ LEV1_I	0x0000	R/W
	LEV1	[7:0]	INT_LEV1_H	INT_LEV1_G	INT_ LEV1_F	INT_ LEV1_E	INT_LEV1_D	INT_ LEV1_C	INT_ LEV1_B	INT_ LEV1_A		
0x0006	FIFO_TH	[15:8]				Reserv					0x0000	R/W
		[7:0]				FIFO_TH						
0x0007	INT_ACLEAR	[15:8]	INT_ ACLEAR_ FIFO		Reserved		INT_ ACLEAR_ DATA_L	INT_ ACLEAR_ DATA_K	INT_ ACLEAR_ DATA_J	INT_ ACLEAR_ DATA_I	0x8FFF	R/W
		[7:0]	INT_ ACLEAR_	INT_ ACLEAR_	INT_ ACLEAR_	INT_ ACLEAR_	INT_ ACLEAR_	INT_ ACLEAR_	INT_ ACLEAR_	INT_ ACLEAR_		
			DATA_H	DATA_G	DATA_F	DATA_E	DATA_D	DATA_C	DATA_B	DATA_A		
8000x0	CHIP_ID	[15:8]				Versio					0x00C0	R
		[7:0]	CHIP_ID  Pagented									
0x0009	OSC32M	[15:8]	Reserved								0x0090	R/W
	0000011	[7:0]	0.55 .501		0	SC_32M_FRE		71.1.03				5.01
0x000A	OSC32M_ CAL	[7:0]	OSC_32M_ CAL_START		000	OSC_32N C_32M_CAL_	COUNTITION	[14:8]			0x0000	R/W
0x000B	OSC1M	[15:8]			Resei		_COONT[7.0]		OSC 1M	M_FREQ_	0x02B2	R/W
OXOOOD	OSCIW	[7:0]				SC_1M_FREG	O ADJ[7:0]			J[9:8]	OXOZBZ	11,7 44
0x000C	OSC32K	[15:8]	CAPTURE_				Reserved				0x0012	R/W
		[7:0]	TIMESTAMP	erved	<b>/</b> _		OSC_32K_AE	DJUST[5:0]				
0x000D	TS_FREQ	[15:8]	7		TI	MESLOT_PER					0x2710	R/W
		[7:0]			TI	MESLOT_PER	RIOD_L[7:0]					
0x000E	TS_FREQH	[15:8]				Reserv	ed				0x0000	R/W
		[7:0]	Reserved			TIMESLO	OT_PERIOD_H	[7:0]			_	
0x000F	SYS_CTL	[15:8]	SW_RESET			Reserved	E		ALT_CL	OCKS[1:0]	0x0000	R/W
		[7:0]	ALT_CLK	_GPIO[1:0]		Reserved	E	LFOSC_ SEL	OSC_ 1M_EN	OSC_ 32K_EN	C	
0x0010	OPMODE	[15:8]		Resen	ved			TIMESLO	Γ_EN[3:0]	_	0x0000	R/W
		[7:0]	Reserved OP_ MODE									
0x0011	STAMP_L	[15:8] [7:0]				MESTAMP_CO MESTAMP_CO					0x0000	R
0x0012	STAMP_H	[15:8]			TIM	IESTAMP_CO	UNT_H[15:8]				0x0000	R
		[7:0]			TIN	NESTAMP_CC	UNT_H[7:0]					
0x0013	STAMPDELTA	[15:8]					_DELTA[15:8]				0x0000	R
		[7:0]					T_DELTA[7:0]				1	
0x0014	INT_ENABLE_ XD	[15:8]	INTX_EN_ FIFO_TH	INTX_EN_ FIFO_ UFLOW	INTX_EN_ FIFO_ OFLOW	Reserved	INTX_EN_ DATA_L	INTX_EN_ DATA_K	INTX_EN_ DATA_J	INTX_EN_ DATA_I	0x0000	R/W
		[7:0]	INTX_EN_ DATA_H	INTX_EN_ DATA_G	INTX_EN_ DATA_F	INTX_EN_ DATA_E	INTX_EN_ DATA_D	INTX_EN_ DATA_C	INTX_EN_ DATA_B	INTX_EN_ DATA_A		

Rev. A | Page 38 of 82

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW	
0x0015	INT_ENABLE_ YD	[15:8]	INTY_EN_ FIFO_TH	INTY_EN_ FIFO_ UFLOW	INTY_EN_ FIFO_ OFLOW	Reserved	INTY_EN_ DATA_L	INTY_EN_ DATA_K	INTY_EN_ DATA_J	INTY_EN_ DATA_I	0x0000	R/\	
		[7:0]	INTY_EN_ DATA_H	INTY_EN_ DATA_G	INTY_EN_ DATA_F	INTY_EN_ DATA_E	INTY_EN_ DATA_D	INTY_EN_ DATA_C	INTY_EN_ DATA_B	INTY_EN_ DATA_A			
0x0016	INT_ENABLE_ XL0	[15:8]		Rese	rved		INTX_EN_ LEV0_L	INTX_EN_ LEV0_K	INTX_EN_ LEV0_J	INTX_EN_ LEV0_I	0x0000	R/\	
		[7:0]	INTX_EN_ LEV0_H	INTX_EN_ LEV0_G	INTX_EN_ LEV0_F	INTX_EN_ LEV0_E	INTX_EN_ LEV0_D	INTX_EN_ LEV0_C	INTX_EN_ LEV0_B	INTX_EN_ LEVO_A			
0x0017	INT_ENABLE_ XL1	[15:8]		Rese	rved		INTX_EN_ LEV1_L	INTX_EN_ LEV1_K	INTX_EN_ LEV1_J	INTX_EN_ LEV1_I	0x0000	R/	
		[7:0]	INTX_EN_ LEV1_H	INTX_EN_ LEV1_G	INTX_EN_ LEV1_F	INTX_EN_ LEV1_E	INTX_EN_ LEV1_D	INTX_EN_ LEV1_C	INTX_EN_ LEV1_B	INTX_EN_ LEV1_A			
0x001A	INT_ENABLE_ YL0	[15:8]		Rese	rved		INTY_EN_ LEVO_L	INTY_EN_ LEV0_K	INTY_EN_ LEV0_J	INTY_EN_ LEV0_I	0x0000	R/	
		[7:0]	INTY_EN_ LEV0_H	INTY_EN_ LEVO_G	INTY_EN_ LEV0_F	INTY_EN_ LEV0_E	INTY_EN_ LEV0_D	INTY_EN_ LEV0_C	INTY_EN_ LEV0_B	INTY_EN_ LEVO_A			
0x001B	INT_ENABLE_ YL1	[15:8]		Rese	rved		INTY_EN_ LEV1_L	INTY_EN_ LEV1_K	INTY_EN_ LEV1_J	INTY_EN_ LEV1_I	0x0000	R/	
		[7:0]	INTY_EN_ LEV1_H	INTY_EN_ LEV1_G	INTY_EN_ LEV1_F	INTY_EN_ LEV1_E	INTY_EN_ LEV1_D	INTY_EN_ LEV1_C	INTY_EN_ LEV1_B	INTY_EN_ LEV1_A			
x001E	FIFO_	[15:8]				Reser	/ed				0x0000	R/	
	STATUS_ BYTES	[7:0]	Reserved		ENA_ STAT_LX	ENA_ STAT_L1	ENA_STAT_ L0	ENA_ STAT_D2	ENA_ STAT_D1	ENA_ STAT_ SUM			
)x0020	INPUT_SLEEP	[15:8] [7:0]	INP_SLEEP_78[3:0] INP_SLEEP_56[3:0] INP_SLEEP_12[3:0]							0x0000	R		
0x0021	INPUT_CFG	[15:8]		IINF_SEEL	r_34[3.0]	Reser	red	IIVI _JLLLI	_12[3.0]		0x0000	R/	
7,0021	IIVI 01_CI G	[7:0]	VC2 S	SLEEP[1:0]	VC1 S	SLEEP[1:0]	PAIR78	PAIR56	PAIR34	PAIR12	0,0000	11/	
0x0022	GPIO_CFG	[15:8]		SLEW[1:0]		_DRV[1:0]		D_PIN_CFG3		GPIO_PIN _CFG2[2]	0x0000	R	
		[7:0]	GPIO_PI	N_CFG2[1:0]	G	PIO_PIN_CFG	1[2:0]	GPI	O_PIN_CFG(	0[2:0]			
0x0023	GPIO01	[15:8]	Reserved				PIOOUT1[6:0]				0x0000	R	
	CDIOGO	[7:0]	Reserved				PIOOUT0[6:0]						
)x0024	GPIO23	[15:8]	Reserved				PIOOUT3[6:0]				0x0000	R	
	CDIO INI	[7:0]	Reserved			Reser	PIOOUT2[6:0]				00000	R	
)x0025	GPIO_IN	[15:8] [7:0]		Doca	rved	Reser	vea	GPIO_INI	וותנס.חו		0x0000	K	
0x0026	GPIO_EXT	[15:8]		Rese	rveu	Reser	rod.	GPIO_IIVI	PU1[3:0]		0x0000	R	
7,0020	di lo_EXT	[7:0]	TIMESTAMP	TIMESTAMP.				EXT_ SYNC_EN	EXT_SYNO	C_GPIO[1:0]	0.0000	11,	
)x002E	DATA_ HOLD_FLAG	[15:8]		Rese	rved		HOLD_ REGS_L	HOLD_ REGS_K	HOLD_ REGS_J	HOLD_ REGS_I	0x0000	R	
		[7:0]	HOLD_ REGS_H	HOLD_REGS G	HOLD_ REGS_F	HOLD_ REGS_E	HOLD_ REGS_D	HOLD_ REGS_C	HOLD_ REGS_B	HOLD_ REGS_A			
)x002F	FIFO_DATA	[15:8] [7:0]				FIFO_DAT		LK	UN		0x0000	R	
	SIGNAL1_L_A	[15:8] [7:0]			-	SIGNAL1_L SIGNAL1_					0x0000	R	
)x0030		[[/.0]	SIGNAL1_L_A[7:0] SIGNAL1_H_A[15:8]								0x0000	R	
	SIGNAL1_H_A	[15:8]					SIGNAL1_H_A[7:0]						
)x0031	SIGNAL1_H_A	[15:8] [7:0]				SIGNAL1_I						_	
)x0031		[15:8] [7:0] [15:8]				SIGNAL1_I SIGNAL2_L	_A[15:8]				0x0000	R	
0x0031 0x0032	SIGNAL1_H_A	[15:8] [7:0] [15:8] [7:0]				SIGNAL1_I	_A[15:8] L_A[7:0]				0x0000	R R	
0x0031 0x0032 0x0033	SIGNAL1_H_A SIGNAL2_L_A SIGNAL2_H_A	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]				SIGNAL1_I SIGNAL2_L SIGNAL2_ SIGNAL2_H SIGNAL2_I	_A[15:8] L_A[7:0] I_A[15:8] H_A[7:0]				0x0000	R	
0x0031 0x0032 0x0033	SIGNAL1_H_A SIGNAL2_L_A	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]				SIGNAL1_I SIGNAL2_L SIGNAL2_F SIGNAL2_F SIGNAL2_I DARK1_L	_A[15:8] A[7:0] I_A[15:8] H_A[7:0] _A[15:8]						
0x0030 0x0031 0x0032 0x0033 0x0034	SIGNAL1_H_A SIGNAL2_L_A SIGNAL2_H_A	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]				SIGNAL1_I SIGNAL2_L SIGNAL2_ SIGNAL2_H SIGNAL2_I	_A[15:8]A[7:0]  _A[15:8]  _A[7:0]  A[15:8] _A[7:0]				0x0000	R	

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RV
0x0036	DARK2_L_A	[15:8]				DARK2_L	A[15:8]				0x0000	R
		[7:0]				DARK2_I						
0x0037	DARK2_H_A	[15:8]				DARK2_H	_A[15:8]				0x0000	R
		[7:0]				DARK2_I	H_A[7:0]					
0x0038	SIGNAL1_L_B	[15:8]				SIGNAL1_	L_B[15:8]				0x0000	R
		[7:0]				SIGNAL1_	_L_B[7:0]					
0x0039	SIGNAL1_H_B	[15:8]				SIGNAL1_	H_B[15:8]				0x0000	R
		[7:0]				SIGNAL1_						
0x003A	SIGNAL2_L_B	[15:8]				SIGNAL2_	L_B[15:8]				0x0000	R
		[7:0]				SIGNAL2_	_L_B[7:0]					
0x003B	SIGNAL2_H_B	-				SIGNAL2_					0x0000	R
		[7:0]				SIGNAL2_						
0x003C	DARK1_L_B	[15:8]				DARK1_L					0x0000	R
		[7:0]				DARK1_						
0x003D	DARK1_H_B	[15:8]				DARK1_F					0x0000	R
		[7:0]				DARK1_I						
0x003E	DARK2_L_B	[15:8]				DARK2_L					0x0000	R
		[7:0]				DARK2_						
0x003F	DARK2_H_B	[15:8]				DARK2_F					0x0000	R
	SIGNAL A L	[7:0]				DARK2_I						
0x0040	SIGNAL1_L_C	_				SIGNAL1_					0x0000	R
00041	CICNAL 1 LL C	[7:0]	-			SIGNAL1_					00000	_
0x0041	SIGNAL1_H_C					SIGNAL1_					0x0000	R
00042	CICNIAL 2 L C	[7:0]				SIGNAL1_					0,,0000	D
0x0042	SIGNAL2_L_C					SIGNAL2_ SIGNAL2_					0x0000	R
0x0043	SIGNAL2_H_C	[7:0]				SIGNAL2_					0x0000	R
0X0043	SIGNALZ_H_C	[7:0]				SIGNAL2_					000000	l n
0x0044	DARK1_L_C	[15:8]				DARK1_L			/		0x0000	R
0,0044	DANKI_L_C	[7:0]				DARK1_L					00000	l,
0x0045	DARK1_H_C	[15:8]				DARK1_F					0x0000	R
0,0013	Druuti_ri_c	[7:0]				DARK1_I					OXOGOG	'
0x0046	DARK2 L C	[15:8]				DARK2_L					0x0000	R
0,000 10	D74442_E_C	[7:0]				DARK2_					Охосос	
0x0047	DARK2_H_C	[15:8]				DARK2_F					0x0000	R
		[7:0]				DARK2_I						
0x0048	SIGNAL1_L_D				7 4	SIGNAL1					0x0000	R
		[7:0]	7			SIGNAL1						
0x0049	SIGNAL1_H_D	[15:8]				SIGNAL1_	H_D[15:8]				0x0000	R
		[7:0]				SIGNAL1_	H_D[7:0]					
0x004A	SIGNAL2_L_D	[15:8]				SIGNAL2_	L_D[15:8]				0x0000	R
		[7:0]				SIGNAL2_	L_D[7:0]	CT	D			
0x004B	SIGNAL2_H_D	[15:8]				SIGNAL2_	H_D[15:8]				0x0000	R
		[7:0]				SIGNAL2_	H_D[7:0]					
0x004C	DARK1_L_D	[15:8]				DARK1_L	_D[15:8]				0x0000	R
		[7:0]				DARK1_I	_D[7:0]					
0x004D	DARK1_H_D	[15:8]				DARK1_H	_D[15:8]				0x0000	R
		[7:0]				DARK1_I	H_D[7:0]					
0x004E	DARK2_L_D	[15:8]				DARK2_L					0x0000	R
		[7:0]				DARK2_I						
0x004F	DARK2_H_D	[15:8]				DARK2_H					0x0000	R
		[7:0]				DARK2_I						
0x0050	SIGNAL1_L_E					SIGNAL1_					0x0000	R
		[7:0]				SIGNAL1						-
0x0051	SIGNAL1_H_E	[15:8]				SIGNAL1_					0x0000	R
		[7:0]				SIGNAL1_	H_E[7:0]					

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RV
0x0052	SIGNAL2_L_E					SIGNAL2_I					0x0000	R
00053	CICNIALO IL F	[7:0]				SIGNAL2_					00000	_
0x0053	SIGNAL2_H_E					SIGNAL2_I					0x0000	R
0x0054	DARK1_L_E	[7:0] [15:8]				SIGNAL2_ DARK1_L					0x0000	R
0,0054	DANKI_L_L	[7:0]				DARK1_L					0,0000	11
0x0055	DARK1_H_E	[15:8]				DARK1_H					0x0000	R
		[7:0]				DARK1_H						
0x0056	DARK2_L_E	[15:8]				DARK2_L				/	0x0000	R
		[7:0]				DARK2_L						
0x0057	DARK2_H_E	[15:8]				DARK2_H	_E[15:8]		1	/	0x0000	R
		[7:0]				DARK2_F	H_E[7:0]					
0x0058	SIGNAL1_L_F	[15:8]				SIGNAL1_I	_F[15:8]				0x0000	R
		[7:0]				SIGNAL1_	L_F[7:0]					
0x0059	SIGNAL1_H_F					SIGNAL1_I	H_F[15:8]				0x0000	R
		[7:0]				SIGNAL1_						
0x005A	SIGNAL2_L_F	[15:8]				SIGNAL2_					0x0000	R
		[7:0]				SIGNAL2_						
0x005B	SIGNAL2_H_F	[15:8]		_		SIGNAL2_I					0x0000	R
2.0056	DARKI I F	[7:0]		$\rightarrow$		SIGNAL2_					00000	
0x005C	DARK1_L_F	[15:8]				DARK1_L					0x0000	R
0x005D	DARK1 H F	[7:0] [15:8]				DARK1_L DARK1_H	- //				0x0000	R
JX003D	DARKI_H_F	[7:0]				DARK1_H					000000	
)x005E	DARK2_L_F	[15:8]				DARK1_I			_		0x0000	R
JAOOJE	DANICZ_L_I	[7:0]				DARK2_L			/		0,0000	'\
0x005F	DARK2_H_F	[15:8]				DARK2_H			/		0x0000	R
		[7:0]				DARK2_H						
0x0060	SIGNAL1_L_G					SIGNAL1_I					0x0000	R
		[7:0]				SIGNAL1_	L_G[7:0]				9	
0x0061	SIGNAL1_H_G	[15:8]				SIGNAL1_	I_G[15:8]				0x0000	R
		[7:0]				SIGNAL1_	H_G[7:0]					
0x0062	SIGNAL2_L_G	[15:8]				SIGNAL2_I	_G[15:8]				0x0000	R
		[7:0]				SIGNAL2_	L_G[7:0]					
0x0063	SIGNAL2_H_G	[15:8]				SIGNAL2_F	H_G[15:8]				0x0000	R
		[7:0]				SIGNAL2_						
0x0064	DARK1_L_G	[15:8]				DARK1_L					0x0000	R
	5 1 514 11 6	[7:0]				DARK1_L						
)x0065	DARK1_H_G	[15:8]				DARK1_H					0x0000	R
0x0066	DARK2_L_G	[7:0] [15:8]				DARK1_F DARK2_L					0x0000	R
JXUUGG	DARKZ_L_G	[7:0]			_}	DARK2_L					000000	I.
0x0067	DARK2_H_G	[15:8]				DARK2_L		TR		$\mathbf{A}$	0x0000	R
7,0007	DAMICZ_II_G	[7:0]				DARK2_H					0,0000	'\
0x0068	SIGNAL1_L_H					SIGNAL1_I					0x0000	R
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	5.6.0.12	[7:0]				SIGNAL1_						
0x0069	SIGNAL1_H_H					SIGNAL1_H					0x0000	R
		[7:0]				SIGNAL1_						
0x006A	SIGNAL2_L_H					SIGNAL2_I					0x0000	R
		[7:0]				SIGNAL2_						
0x006B	SIGNAL2_H_H	[15:8]				SIGNAL2_H	H_H[15:8]				0x0000	R
		[7:0]				SIGNAL2_	H_H[7:0]					
0x006C	DARK1_L_H	[15:8]				DARK1_L	_H[15:8]		·	-	0x0000	R
		[7:0]		-	-	DARK1_L	_H[7:0]			-		
0x006D	DARK1_H_H	[15:8]				DARK1_H	_H[15:8]				0x0000	R
		[7:0]				DARK1_F	I_H[7:0]					

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RV
0x006E	DARK2_L_H	[15:8]			5.15		_H[15:8]			2.00	0x0000	R
OXOGOL	D7 (( ( ( E	[7:0]					L_H[7:0]				ОХОООО	
0x006F	DARK2 H H	[15:8]					H_H[15:8]				0x0000	R
0,000	D7 (( ( ( E_1 ) _ 1 )	[7:0]					H_H[7:0]				Охосос	
0x0070	SIGNAL1_L_I	[15:8]					_L_I[15:8]				0x0000	R
0,100,0	5.6.0.12	[7:0]				SIGNAL1						' '
0x0071	SIGNAL1_H_I						_L[, .o <sub>j</sub> _H_I[15:8]				0x0000	R
0,007 1	310117121121	[7:0]					_H_I[7:0]				ОХОООО	'`
0x0072	SIGNAL2_L_I	[15:8]				SIGNAL2				-	0x0000	R
0,0072	SIGIVILE_L_I	[7:0]				SIGNAL					ОХОООО	١,
0x0073	SIGNAL2_H_I						H_I[15:8]	200		7,	0x0000	R
0,0075	SIGIVALZ_II_I	[7:0]					H_I[7:0]				0,0000	١,
0x0074	DARK1_L_I	[15:8]									0x0000	R
JX0074	DARKI_L_I	[7:0]								7	000000	n
0x0075	DARKI III	[15:8]		-		DARK1					0x0000	R
JX0075	DARK1_H_I						H_I[15:8]				000000	n
	DARKO I I	[7:0]	_				H_I[7:0]				0.0000	_
0x0076	DARK2_L_I	[15:8]	- A			_	L_I[15:8]				0x0000	R
	DARKS III	[7:0]					_L_I[7:0]				0.0000	_
0x0077	DARK2_H_I	[15:8]					H_I[15:8]				0x0000	R
		[7:0]					H_I[7:0]					
0x0078	SIGNAL1_L_J	[15:8]					_L_J[15:8]				0x0000	R
		[7:0]					_L_J[7:0]					
0x0079	SIGNAL1_H_J	[15:8]				SIGNAL1	_H_J[15:8]				0x0000	R
		[7:0]					_H_J[7:0]					
0x007A	SIGNAL2_L_J					SIGNAL2					0x0000	R
		[7:0]				SIGNAL2	_L_J[7:0]					
0x007B	SIGNAL2_H_J	[15:8]				SIGNAL2	_H_J[15:8]				0x0000	R
		[7:0]				SIGNAL2	_H_J[7:0]					
0x007C	DARK1_L_J	[15:8]				DARK1_	L_J[15:8]				0x0000	R
		[7:0]				DARK1_	_L_J[7:0]					
0x007D	DARK1_H_J	[15:8]				DARK1_	H_J[15:8]				0x0000	R
		[7:0]				DARK1_	H_J[7:0]					
0x007E	DARK2_L_J	[15:8]				DARK2_	L_J[15:8]				0x0000	R
		[7:0]				DARK2_	L_J[7:0]					
0x007F	DARK2_H_J	[15:8]				DARK2_	H_J[15:8]				0x0000	R
		[7:0]				DARK2_	H_J[7:0]					
0800xC	SIGNAL1_L_K	[15:8]				SIGNAL1	L_K[15:8]				0x0000	R
		[7:0]	7			SIGNAL1	_L_K[7:0]					
0x0081	SIGNAL1_H_K	[15:8]	4			SIGNAL1_	H_K[15:8]				0x0000	R
		[7:0]				SIGNAL1	_H_K[7:0]					
0x0082	SIGNAL2_L_K	[15:8]				SIGNAL2	L_K[15:8]	1			0x0000	R
		[7:0]				SIGNAL2	_L_K[7:0]	AT	D			
0x0083	SIGNAL2_H_K	[15:8]	7				H_K[15:8]		n	<i>7</i> N	0x0000	R
		[7:0]				SIGNAL2						
0x0084	DARK1_L_K	[15:8]					K[15:8]				0x0000	R
		[7:0]					L_K[7:0]					
0x0085	DARK1_H_K	[15:8]				_	H_K[15:8]				0x0000	R
		[7:0]					H_K[7:0]					
0x0086	DARK2_L_K	[15:8]					L_K[15:8]				0x0000	R
		[7:0]				DARK2_						'`
0x0087	DARK2_H_K	[15:8]					H_K[15:8]				0x0000	R
	27.11.12_11_1	[7:0]	1				H_K[7:0]				0,,000	'`
0x0088	SIGNAL1_L_L		1				L_L[15:8]				0x0000	R
JA0000	JIGIVALI_L_L	[7:0]					_L_L[13.8] _L_L[7:0]				0,0000	1
		17.01									1	- 1
0x0089	SIGNAL1_H_L	[15:8]				SIGNAL1_					0x0000	R

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2		3it 8 3it 0	Reset	RW
0x008A		[15:8]	DIC 7	Dito	ысэ	SIGNAL2_L		DICZ	DIC 1	JIC 0	0x0000	R
OXOOOA	SIGIVALZ_L_L	[7:0]				SIGNAL2_L					0,0000	11
0x008B	SIGNAL2_H_L	[15:8]				SIGNAL2_H					0x0000	R
ОХОООВ	SIGIVILE_II_E	[7:0]				SIGNAL2 F					ОХОООО	'`
0x008C	DARK1_L_L	[15:8]				DARK1_L_					0x0000	R
ολουσε	D74444	[7:0]				DARK1_L					ОХОООО	'`
0x008D	DARK1_H_L	[15:8]				DARK1_H_					0x0000	R
ONOCOD	D74444	[7:0]				DARK1_H					ОХОООО	'`
0x008E	DARK2_L_L	[15:8]				DARK2_L_					0x0000	R
UXUUUL	DANKZ_L_L	[7:0]				DARK2_L					0,0000	11
0x008F	DARK2_H_L	[15:8]				DARK2_L_					0x0000	R
UXUUOF	DANKZ_H_L	[7:0]									000000	l,
0.,00B.4	IO ADILICT					DARK2_H					00050	D /
0x00B4	IO_ADJUST	[15:8]		D 1/		Reserved (set		TIA/[4 0]	CDL DDI	// Ol	0x0050	R/\
		[7:0]			set to 0x005)		SPI_SLI	EW[1:0]	SPI_DRV	/[1:0]		
0x00B6	I2C_KEY	[15:8]		I2C_KEY_N	MATCH[3:0]			I2C_KE	/[11:8]		0x0000	R/\
		[7:0]				I2C_KEY						
0x00B7	I2C_ADDR	[15:8]				I2C_SLAVE_F					0x0048	R/\
		[7:0]				LAVE_ADDR[				Reserved		
0x0100	TS_CTRL_A	[15:8]	Reserved	CH2_EN_A	SAMPLE_	TYPE_A[1:0]	INPUT_R_SE	ELECT_A[1:0]			0x0000	R/\
									A[9:	8]		
		[7:0]			TI	MESLOT_OFF	SET_A[7:0]					
0x0101	TS_PATH_A	[15:8]		PRE_WID	TH_A[3:0]			Reserved		AFE_	0x41DA	R/\
										PATH_		
				CFG_A[8]								
		[7:0]	AFE_PATH_CFG_A[7:0]									
0x0102	INPUTS_A	[15:8]	= 1 1							0x0000	R/	
		[7:0]		INP34	_A[3:0]			INP12_				
0x0103	CATHODE_A	[15:8]	Reserved		PRECON_A[2:0	)]		.SE_A[1:0]	VC2_ALT	_A[1:0]	0x0000	R/\
		[7:0]	VC2_	SEL_A[1:0]	VC1_PU	LSE_A[1:0]	VC1_AL	.T_A[1:0]	VC1_SEL	_A[1:0]		
0x0104	AFE_TRIM_A	[15:8]	Re	served (set to 0	0x7)	AFE_TRIM	_INT_A[1:0]	VREF_	AFE_TRIM	_VREF_	0xE3C0	R/\
								PULSE_A	A[1:			
		[7:0]	VREF_PUL	SE_VAL_A[1:0]	TIA	_GAIN_CH2_			GAIN_CH1_A[	[2:0]		
0x0105	LED_	[15:8]	LED_			LED_C	URRENT2_A	6:0]			0x0000	R/\
	POW12_A	1	DRIVESIDE2 A	-								
		[7.0]	LED			LED C	URRENT1 AF	C.01			-	
		[7:0]	DRIVESIDE1			LED_C	.UKKENTI_A[	6:0]				
			A	-			_					
0x0106	LED_	[15:8]	LED_			LED C	URRENT4_A[	6:01			0x0000	R/
0,10.00	POW34_A	[]	DRIVESIDE4			/		0.0,				,
			A								1	
		[7:0]	LED_			LED_C	URRENT3_A[	6:0]			1	
			DRIVESIDE3	_								
			A						AN	1 6	1	
0x0107	COUNTS_A	[15:8]				NUM_INT_			UN		0x0101	R/
		[7:0]				NUM_REPEA	T_A[7:0]			_		
0x0108	PERIOD_A	[15:8]	Re	eserved	MOD_T	/PE_A[1:0]	Rese	erved	MIN_PERIO	D_A[9:8]	0x0000	R/
		[7:0]				MIN_PERIO	D_A[7:0]					
0x0109	LED_	[15:8]				LED_WIDTH	H_A[7:0]				0x0210	R/\
	PULSE_A	[7:0]				LED_OFFSE	T_A[7:0]					
0x010A	INTEG_	[15:8]	SINGLE_	CH2_	AMP_DISABLE	A[2:0]	AFE_INT_	CH1_A	MP_DISABLE_	A[2:0]	0x0003	R/
	SETUP_A		INTEG_A				C_BUF_A					
		[7:0]	ADC_C	OUNT_A[1:0]	Reserved		INTEG	G_WIDTH_A[	4:0]			
0x010B	INTEG_OS_A	[15:8]		Reserved				INE_OFFSET			0x1410	R/
		[7:0]				INTEG_OFFSI			'-		1	
0x010C	MOD_	[15:8]				MOD_WIDT					0x0100	R/
2.0100	PULSE_A	[7:0]				MOD_OFFSE					3,0100	''
		[15:8]		I ED DICA	BLE_A[3:0]	יייסטוו	, , , , , , 0 ]	MOD_DISA	DIE VIS-UI		0x0000	R/
0v010D			1	LED_DI3A	VPLL MID:UI		1	INCO_DISA	DLL M[3.U]		IUVUUUU	11/
0x010D	PATTERN_A	[7:0]		CLIDED	CT_A[3:0]			REVERSE_IN				

Rev. A | Page 43 of 82

0x010F  0x0110  0x0112  0x0113  0x0114	ADC_OFF1_A  ADC_OFF2_A  DATA_ FORMAT_A  DECIMATE_A	[7:0] [15:8] [7:0] [15:8]	Res ZERO_ ADJUST_A	Bit 6 served	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset 0x0000	RW R/W
0x010F  0x0110  0x0112  0x0113  0x0114	ADC_OFF2_A  DATA_ FORMAT_A	[7:0] [15:8] [7:0] [15:8]	ZERO_	served								
0x0110 0x0112 0x0113 0x0114	DATA_ FORMAT_A	[15:8] [7:0] [15:8]									- CALCOOL	11/ 44
0x0110 0x0112 0x0113 0x0114	DATA_ FORMAT_A	[7:0] [15:8]			C							
0x0112 0x0113 0x0114	FORMAT_A	[15:8]	ADJUST_A	Reserved		(	CH2_ADC_AD	JUST_A[13:8]			0x0000	R/W
0x0112 0x0113 0x0114	FORMAT_A	[15:8]										
0x0112 0x0113 0x0114	FORMAT_A					H2_ADC_AD.	IUST_A[7:0]					
0x0112 0x0113 0x0114	_				RK_SHIFT_A[4				RK_SIZE_/		0x0003	R/W
0x0113 0x0114	DECIMATE_A	[7:0]		SIGN	NAL_SHIFT_A	[4:0]			NAL_SIZE_			
0x0114		[15:8]			Reserved			_	ATE_FACT		0x0000	R/W
0x0114		[7:0]		DECIMATE_FA	ACTOR_A[3:0]			DECIMATE_1	TYPE_A[3:0	-		
0x0114	DIGINT_	[15:8]				Reserved				LIT_ OFFSET	0x0026	R/W
	LIT_A									A[8]		
		[7:0]				LIT_OFFSE	Γ Α[7·0]			, i[O]	1	
	DIGINT	[15:8]				DARK2_OFFS					0x2306	R/W
	DARK_A	[7:0]	DARK2				1_OFFSET_A[	6:01			UNZSUU	10, 00
		[7.0]	OFFSET_A[0]	i		Drink	1_011511_/\[	0.0]	47			
0x0115	THRESH_	[15:8]				Reserv	ved .				0x0000	R/W
	CFG_A	[7:0]	THRESH1	THRESH1	THRESH1	TYPE_A[1:0]	THRESH0	THRESH0	TH	RESH0	1	
			CHAN_A	DIR_A			CHAN_A	DIR_A		E_A[1:0]		
0x0116	THRESHO_A	[15:8]		Reserved			THRE	SH0_SHIFT_A	[4:0]		0x0000	R/W
		[7:0]			1	HRESHO_VAI	_UE_A[7:0]	1			1	
0x0117	THRESH1_A	[15:8]		Reserved			THRE	SH1_SHIFT_A	[4:0]		0x0000	R/W
		[7:0]				HRESH1_VAI	_UE_A[7:0]					
0x0120	TS_CTRL_B	[15:8]	Reserved	CH2_EN_B	SAMPLE_	TYPE_ B[1:0]	IESLOT_	0x0000	R/W			
				N.				SET_B[9:8]				
		[7:0]			T	IMESLOT_OFI	FSET_B[7:0]					
0x0121	TS_PATH_B	[15:8]		PRE_WID	TH_B[3:0]			Reserved		AFE_	0x41DA	R/W
										PATH_ CFG_B[8]		
		[7:0]			***	AFE_PATH_C	EC D[7:0]		/	CFG_D[0]		
0x0122	INPUTS B	[15:8]		INP78_		AFE_PATH_C	FG_B[/:0]	INP56	D[3·0]		0x0000	R/W
0X0122	IINFUI3_B							INP30_ INP12			000000	IN/ VV
0.0122	CATHODE B	[7:0]	Reserved	INP34_		21	VC2 DIII			ALT D[1.0]	0,,0000	R/W
0x0123	CATHODE_B	[15:8] [7:0]		EL_B[1:0]	PRECON_B[2:0	LSE_B[1:0]		SE_B[1:0] T_B[1:0]		ALT_B[1:0] SEL_B[1:0]	0x0000	Ft/ VV
0x0124	AFE_TRIM_B	[15:8]		served (set to 0			_INT_B[1:0]	VREF		TRIM	0xE3C0	R/W
000124	AFE_INIVI_B	[13.6]	nes	served (set to 0	X7)	ALE_I MIN		PULSE_B		EI KIIVI_ EF_B[1:0]	UXESCO	IT/ VV
		[7:0]	VREF PULS	SE VAL B[1:0]	TIA	GAIN CH2	B[2:0]		GAIN_CH1			
0x0125	LED	[15:8]	LED				CURRENT2_B[				0x0000	R/W
	POW12_B		DRIVESIDE2_									.,
			В									
		[7:0]	LED_			LED_C	CURRENT1_B[	6:0]				
			DRIVESIDE1_	-								
00126	LED	[1 [ 0]	В			150.4	CUDDENITA DE	c 01			0.0000	D ///
	LED_ POW34_B	[15:8]	LED_ DRIVESIDE4_			LED_C	CURRENT4_B[	6:0]	0	IL II All	0x0000	R/W
			B				- E (	,	h U		G	
		[7:0]	LED_			LED_C	URRENT3_B[	6:0]				
			DRIVESIDE3_									
			В									
0x0127	COUNTS_B	[15:8]				NUM_INT					0x0101	R/W
		[7:0]				NUM_REPEA						
0x0128	PERIOD_B	[15:8]	Res	served	MOD_T	YPE_B[1:0]		erved	MIN_PE	RIOD_B[9:8]	0x0000	R/W
		[7:0]				MIN_PERIO						
	LED_	[15:8]				LED_WIDTH	H_B[7:0]				0x0210	R/W
	PULSE_B	[7:0]		_		LED_OFFSE	T_B[7:0]					
0x012A	INTEG_	[15:8]	SINGLE_	CH2_A	AMP_DISABLE	_B[2:0]	AFE_INT_C	_ CH1_A	MP_DISAE	BLE_B[2:0]	0x0003	R/W
	SETUP_B		INTEG_B				BUF_B				1	
		[7:0]	ADC_CC	OUNT_B[1:0]	Reserved			G_WIDTH_B[				
		[15:8]		Reserved			INTEG_I	INE_OFFSET	B[4:0]		0x1410	R/W
0x012B	INTEG_OS_B	[7:0]	İ			INTEG_OFFS						

Rev. A | Page 44 of 82

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x012C	MOD_	[15:8]			<u> </u>	MOD_WIDT			1		0x0100	R/W
	PULSE_B	[7:0]				MOD_OFFS	ET_B[7:0]					
0x012D	PATTERN_B	[15:8]			BLE_B[3:0]				ABLE_B[3:0		0x0000	R/W
		[7:0]			CT_B[3:0]			REVERSE_I		0]		
0x012E	ADC_OFF1_B	[15:8]	Re	served				ADJUST_B[13:	8]		0x0000	R/W
		[7:0]				CH1_ADC_AD						
0x012F	ADC_OFF2_B	[15:8]	ZERO_	Reserved		(	CH2_ADC_A	ADJUST_B[13:	8]		0x0000	R/V
		r= a1	ADJUST_B			CUE 10C 10					-	
		[7:0]				CH2_ADC_AD	JO21_R[\;0]	_		<b>/</b>		
0x0130	DATA_ FORMAT_B	[15:8]			ARK_SHIFT_B				ARK_SIZE		0x0003	R/V
		[7:0]		SIG	NAL_SHIFT_	B[4:0]			GNAL_SIZE			
0x0132	DECIMATE_B	[15:8]			Reserved					TOR_B[6:4]	0x0000	R/V
		[7:0]		DECIMATE_F	ACTOR_B[3:0			DECIMATE.	TYPE_B[3			
0x0133	DIGINT_LIT_B	[15:8]				Reserved			7	LIT_ OFFSET_ B[8]	0x0026	R/V
		[7.0]				LIT OFFCE	T D[7,0]			p[o]	-	
0v0124	DIGINT	[7:0]				LIT_OFFSE			N N		0x2306	R/V
0x0134	DIGINI_ DARK_B	[15:8]	DARK2			DARK2_OFFS		0[6,0]			UX23U6	K/V
	B7 (( ( ) )	[7:0]	OFFSET_B[0	1		DAKK	1_OFFSET_	B[0:0]				
0x0135	THRESH_	[15:8]	011321_5(0			Reserv	/ed				0x0000	R/V
0.0133	CFG_B	[13.0]				neser	Cu				ОХОООО	10, 1
		[7:0]	THRESH1_ CHAN_B	THRESH1_ DIR_B	THRESH	1_TYPE_B[1:0]	THRESHO_ CHAN_B	THRESHO	THRE	SH0_TYPE_ B[1:0]		
0x0136	THRESHO_B	[15:8]		Reserved			THR	ESHO_SHIFT_		0x0000	R/V	
		[7:0]				THRESH0_VA	LUE_B[7:0]					
0x0137	THRESH1_B	[15:8]	Reserved THRESH1_SHIFT_B[4:0]							0x0000	R/V	
		[7:0]				THRESH1_VA	LUE_B[7:0]					
0x0140	TS_CTRL_C	[15:8]	Reserved	CH2_EN_C	SAMPLE	_TYPE_C[1:0]	INPUT_R_	SELECT_C[1:0	)] TIMESI	OT_OFFSET_ C[9:8]	0x0000	R/V
		[7:0]				TIMESLOT_OF	FSET_C[7:0]					
0x0141	TS_PATH_C	[15:8]		PRE_WID	TH_C[3:0]			Reserved		AFE_PATH _CFG_C[8]		R/V
		[7:0]				AFE_PATH_C	FG_C[7:0]					
0x0142	INPUTS_C	[15:8]		INP78	_C[3:0]			INP56	5_C[3:0]		0x0000	R/V
		[7:0]		INP34	_C[3:0]			INP12	2_C[3:0]			
0x0143	CATHODE_C	[15:8]	Reserved		PRECON_C[2	2:0]	VC2_P	ULSE_C[1:0]	VC2_	_ALT_C[1:0]	0x0000	R/V
		[7:0]	VC2_9	SEL_C[1:0]	VC1_P	ULSE_C[1:0]	VC1_	ALT_C[1:0]	VC1	_SEL_C[1:0]		
0x0144	AFE_TRIM_C	[15:8]	Re	served (set to (	0x7)	AFE_TRIM	_INT_C[1:0]		AF	E_TRIM_	0xE3C0	R/V
								PULSE_C		EF_C[1:0]	1	
		[7:0]		SE_VAL_C[1:0]	T	IA_GAIN_CH2_			_GAIN_CH	1_C[2:0]		
0x0145	LED_	[15:8]	LED_			LED_0	CURRENT2_	C[6:0]			0x0000	R/V
	POW12_C		DRIVESIDE2	-								
		[7:0]	LED_	_		LED (	CURRENT1_	C[6 <sub>1</sub> 0]	-0	$\mathbf{N} - \mathbf{C}$	1	
		[7.0]	DRIVESIDE1			LED_(	LUNNENTI_	C[0.0]				
			C									
0x0146	LED_	[15:8]	LED_			LED_0	CURRENT4_	C[6:0]			0x0000	R/V
	POW34_C		DRIVESIDE4	_								
		r= a1	C					C1 4 01				
		[7:0]	LED_ DRIVESIDE3			LED_0	CURRENT3_	C[6:0]				
			C	_								
0x0147	COUNTS_C	[15:8]				NUM_INT	C[7:0]				0x0101	R/V
UNU 177	2001115_0	[7:0]				NUM_REPE					370101	1 1/ V
0x0148	PERIOD_C		D-	served	MOD	TYPE_C[1:0]	1	eserved	MINI D	ERIOD_C[9:8]	0x0000	R/V
UXU140	L EVIOD_C	[15:8]	Re	serveu	MOD_			serveu	WIIIN_P	בעוסה_ר[א:מ]	UXUUUU	rs/ V
001.10	LED	[7:0]				MIN_PERIO					00212	D. //
0x0149	LED_ PULSE C	[15:8]				LED_WIDTI					0x0210	R/V
	TELLINE L	[7:0]	1			LED_OFFSE	I_C[7:0]				1	- 1

Reg	Name	Bits	Bit 15 Bit 7		Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x014A	INTEG_ SETUP_C	[15:8]	SINGLE INTEG_		CH2_F	AMP_DISABLE	_C[2:0]	AFE_INT_C_ BUF_C	CH1_A	MP_DISAB	LE_C[2:0]	0x0003	R/W
		[7:0]	AD	C_COL	JNT_C[1:0]	Reserved		INTEG	_WIDTH_C[	4:0]			
0x014B	INTEG_OS_C	[15:8]			Reserved			INTEG_FI	NE_OFFSET	_C[4:0]		0x1410	R/W
		[7:0]					INTEG_OFFSI	T_C[7:0]					
0x014C	MOD	[15:8]					MOD_WIDTI	H C[7:0]				0x0100	R/W
	PULSE_C	[7:0]					MOD OFFSE	T C[7:0]					
0x014D	PATTERN_C	[15:8]			LED_DISA	BLE C[3:0]	<del>_</del>		MOD DISA	BLE C[3:0]		0x0000	R/W
	_	[7:0]				CT_C[3:0]			REVERSE IN	TFG_C[3:0	1		
0x014E	ADC OFF1 C			Rese	erved			H1 ADC ADJ				0x0000	R/W
0/101.12	7.5 0_011 1_0	[7:0]		11050		C	H1_ADC_ADJ		000[.0.0.		7,		" " "
0x014F	ADC_OFF2_C	-	ZERO		Reserved			H2_ADC_ADJ	LIST C[13:8]			0x0000	R/W
0.01-11	ADC_OITZ_C	[15.0]	ADJUS	T C	neserveu			IIZ_ADC_ADJ	051_C[15.0]	<b>'</b>		0.0000	11/ ۷۷
		[7:0]				C	H2_ADC_ADJ	UST C[7:0]					
0x0150	DATA_	[15:8]		7	DA	RK_SHIFT_C[		000[,10]	DA	RK_SIZE_C	[2:0]	0x0003	R/W
OXOTSO	FORMAT C											CACCCS	., .,
		[7:0]			SIGI	NAL_SHIFT_C	[4:0]			NAL_SIZE_			
0x0152	DECIMATE_C	[15:8]				Reserved				ATE_FACTO		0x0000	R/W
		[7:0]			DECIMATE_F	ACTOR_C[3:0]		[	DECIMATE_	TYPE_C[3:0			
0x0153	DIGINT_LIT_C	[15:8]					Reserved				C[8]	0x0026	R/W
		[7:0]					LIT OFFSET	C[7:0]			C[O]		
0:-0154	DICINIT					48						02206	D () A (
0x0154	DIGINT_ DARK_C	[7:0]	DARKS	DARK2_OFFSET_C[8:1]  DARK2_  DARK1_OFFSET_C[6:0]							0x2306	R/W	
		[7:0]	OFFSET_C[0]										
0x0155	THRESH	[15:8]	1				Reserv	ed				0x0000	R/W
0,0133	CFG_C	[7:0]	Reserved  THRESH1_ THRESH1_ THRESH1_TYPE_C[1:0] THRESH0_ THRESH0_ THRESH0_TYPE_ CHAN_C DIR_C C[1:0]						UXUUUU	10,00			
0x0156	THRESH0_C	[15:8]			Reserved			THRESI	HO_SHIFT_C	[4:0]		0x0000	R/W
	_	[7:0]					HRESHO_VAL						
0x0157	THRESH1_C	[15:8]			Reserved				H1_SHIFT_C	[4.0]		0x0000	R/W
0,0107	c	[7:0]					THRESH1_VAL			.[]		CALC CO	.,,
0x0160	TS_CTRL_D	[15:8]	Reserve	ed	CH2_EN_D		TYPE_D[1:0]	INPUT_R_SE	LECT_D[1:0]		OT_OFFSET_ D[9:8]	0x0000	R/W
		[7:0]				TI	MESLOT_OFF	SET D[7:0]					
0x0161	TS_PATH_D	[15:8]			PRE WID	TH_D[3:0]			Reserved		AFE_	0x41DA	R/W
											PATH_ CFG_D[8]		
		[7:0]					AFE_PATH_C	G_D[7:0]					
0x0162	INPUTS_D	[15:8]			INP78	_D[3:0]			INP56_	D[3:0]		0x0000	R/W
		[7:0]			INP34	_D[3:0]	7		INP12	D[3:0]			
0x0163	CATHODE_D	[15:8]	Reserve	ed	ı	PRECON_D[2:	0]	VC2_PULS	SE_D[1:0]	VC2_A	LT_D[1:0]	0x0000	R/W
		[7:0]	/ \	/C2_SE	L_D[1:0]	VC1_PU	LSE_D[1:0]	VC1_AL7	T_D[1:0]	VC1_S	SEL_D[1:0]		
0x0164	AFE_TRIM_D	[15:8]		Rese	erved (set to 0	0x7)	AFE_TRIM_	INT_D[1:0]	VREF_ PULSE_D		RIM_VREF_ [1:0]	0xE3C0	R/W
		[7:0]	VREF.	_PULSE	_VAL_D[1:0]	TIA	_GAIN_CH2_	D[2:0]	TIA_	GAIN_CH1	_D[2:0]		
0x0165	LED_ POW12_D	[15:8]	LED_ DRIVES D	SIDE2_			LED_C	URRENT2_D[6	:0]			0x0000	R/W
		[7:0]	LED_				LED_C	URRENT1_D[6	:0]				
			DRIVES D	NDE1_									
0x0166	LED_ POW34_D	[15:8]	LED_	SIDF4			LED_C	URRENT4_D[6	:0]			0x0000	R/W
	. 51157_5		D										
		[7:0]	LED_	LED_CURRENT4_D[6:0]  LED_CURRENT3_D[6:0]								1	

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0167	COUNTS_D	[15:8]				NUM_INT_					0x0101	R/W
	250102 2	[7:0]				NUM_REPEA						2 2 4
0x0168	PERIOD_D	[15:8]	Ke:	served	MOD_I	YPE_D[1:0]		served	MIN_PI	ERIOD_D[9:8]	0x0000	R/W
00160	LED	[7:0]				MIN_PERIOD					00210	D/M
0x0169	LED_ PULSE D	[15:8] [7:0]				LED_WIDTH					0x0210	R/W
0x016A	INTEG	[15:8]	SINGLE	CH2 A	MP_DISABLI		AFE_INT_C	CU1 A	MD DICAI	BLE_D[2:0]	0x0003	R/W
UXUTUA	SETUP_D	[13.6]	INTEG D	CH2_A	INIF_DISABLI	D[2.0]	BUF_D	_	INIF_DISKI	BLE_D[2.0]	0x0003	n/ W
	_	[7:0]	ADC CC	DUNT_D[1:0]	Reserved		_	G WIDTH DI	4:0]			
0x016B	INTEG_OS_D	[15:8]		Reserved			INTEG_	FINE_OFFSET	D[4:0]		0x1410	R/W
		[7:0]				INTEG_OFFSE	T_D[7:0]		1			
0x016C	MOD_	[15:8]			5393	MOD_WIDTH	H_D[7:0]				0x0100	R/W
	PULSE_D	[7:0]				MOD_OFFSE	T_D[7:0]					
0x016D	PATTERN_D	[15:8]		LED_DISAB	BLE_D[3:0]			MOD_DISA	BLE_D[3:0	)]	0x0000	R/W
		[7:0]		SUBTRAC	T_D[3:0]			REVERSE_IN	TEG_D[3:	0]		
0x016E	ADC_OFF1_D	[15:8]	Re:	served		C	H1_ADC_A	DJUST_D[13:8	]		0x0000	R/W
		[7:0]			C	H1_ADC_ADJ	UST_D[7:0]					
0x016F	ADC_OFF2_D	[15:8]	ZERO_	Reserved		C	H2_ADC_A	DJUST_D[13:8	]		0x0000	R/W
			ADJUST_D									
		[7:0]				:H2_ADC_ADJ	UST_D[7:0]					
0x0170	DATA_ FORMAT_D	[15:8]			RK_SHIFT_D				RK_SIZE_		0x0003	R/V
		[7:0]		SIGN	IAL_SHIFT_C	0[4:0]			NAL_SIZE			
0x0172	DECIMATE_D	[15:8]	Reserved DECIMATE_FACTOR_D[6:4] 0 DECIMATE_FACTOR_D[3:0] DECIMATE_TYPE_D[3:0]						0x0000	R/V		
	DIGNIT LIT D	[7:0]									5.04	
0x0173	DIGINT_LIT_D	[15:8]	Reserved LIT_OFFSET							0x0026	R/W	
										D[8]		
		[7:0]				LIT_OFFSET	_D[7:0]					
0x0174	DIGINT_	[15:8]				DARK2_OFFSI	ET_D[8:1]				0x2306	R/V
	DARK_D	[7:0]	DARK2_			DARK1	_OFFSET_D	[6:0]				
			OFFSET_D[0	]								
0x0175	THRESH_	[15:8]				Reserv			1		0x0000	R/W
	CFG_D	[7:0]	THRESH1_	THRESH1_	THRESH1	_TYPE_D[1:0]	THRESHO_	THRESHO_	THRESH	0_TYPE_D[1:0]		
00176	THRESH0 D	[15.0]	CHAN_D	DIR_D			CHAN_D	DIR_D	1.01		00000	D //A
0x0176	IHKESHU_D	[15:8] [7:0]		Reserved		 THRESH0_VAL		SH0_SHIFT_D	<u>[4:0]</u>		0x0000	R/W
0x0177	THRESH1_D	[15:8]		Reserved		THRESHU_VAL	=	SH1_SHIFT_D	1[4:0]		0x0000	R/W
0.0177	THRESHT_D	[7:0]		Reserved		THRESH1_VAL		.301_30111_L	/[ <del>4</del> .0]		000000	n/ w
0x0180	TS_CTRL_E	[15:8]	Reserved	CH2_EN_E		TYPE_E[1:0]		SELECT_E[1:0]	TIMESI	.OT_OFFSET_	0x0000	R/W
0.0100	13_CTIL_L	[13.0]	neserved	CHZ_EN_E	JAMI LL	1111 L_L[1.0]	IIVI O I_II	JEEECT_E[1.0]		E[9:8]	0,0000	11/ 1
		[7:0]			1	IMESLOT_OFF	SET_E[7:0]				1	
0x0181	TS_PATH_E	[15:8]		PRE_WIDT	ΓH_E[3:0]			Reserved		AFE_PATH	0x41DA	R/W
										_CFG_E[8]		
		[7:0]				AFE_PATH_CI	FG_E[7:0]	TR				
0x0182	INPUTS_E	[15:8]		INP78_				INP56_			0x0000	R/V
		[7:0]		INP34_				INP12_	_			
0x0183	CATHODE_E	[15:8]	Reserved	_	RECON_E[2:		1	JLSE_E[1:0]		_ALT_E[1:0]	0x0000	R/V
		[7:0]	_	SEL_E[1:0]		JLSE_E[1:0]		LT_E[1:0]	_	_SEL_E[1:0]		
0x0184	AFE_TRIM_E	[15:8]	Re	served (set to 0	x7)	AFE_TRIM	_INT_E[1:0]	VREF_		E_TRIM_	0xE3C0	R/W
		[7.0]	VDEE DUIL	CE VAL E[1.0]	TI	A CAIN CHA	E[2.0]	PULSE_E	-	EF_E[1:0]		
0,0105	LED	[7:0]		SE_VAL_E[1:0]	11/	A_GAIN_CH2_			GAIN_CH	I_E[Z:U]	0,0000	D //4
0x0185	LED_ POW12_E	[15:8]	LED_ DRIVESIDE2_			LED_C	URRENT2_E	[0:0]			0x0000	R/V
			E	-								
		[7:0]	LED_			LED_C	URRENT1_E	[6:0]				
			DRIVESIDE1_	-		_	_					
		i e	E	1							1	- 1

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	1	
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0186	LED_ POW34_E	[15:8]	LED_ DRIVESIDE4_ E			LED_C	CURRENT4_E	[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_ E			LED_C	URRENT3_E	[6:0]				
0x0187	COUNTS_E	[15:8]		-		NUM_INT	_E[7:0]				0x0101	R/W
		[7:0]				NUM_REPEA	AT_E[7:0]					
0x0188	PERIOD_E	[15:8] [7:0]	Res	erved	MOD_	TYPE_E[1:0] MIN_PERIOI		erved	MIN_P	ERIOD_E[9:8]	0x0000	R/W
0x0189	LED_PULSE_E	[15:8]				LED_WIDTH					0x0210	R/W
		[7:0]				LED_OFFSE	T_E[7:0]					
0x018A	INTEG_ SETUP_E	[15:8]	SINGLE_ INTEG_E		_AMP_DISABL	.E_E[2:0]	AFE_INT_ C_BUF_E			BLE_E[2:0]	0x0003	R/W
		[7:0]	ADC_CO	UNT_E[1:0]	Reserved			G_WIDTH_E[				
0x018B	INTEG_OS_E	[15:8]		Reserved				FINE_OFFSET	_E[4:0]		0x1410	R/V
		[7:0]				INTEG_OFFS						
0x018C	MOD_	[15:8]				MOD_WIDT					0x0100	R/V
	PULSE_E	[7:0]			-	MOD_OFFSE	T_E[7:0]					
0x018D	PATTERN_E	[15:8]			ABLE_E[3:0]			MOD_DISA			0x0000	R/W
		[7:0]			ACT_E[3:0]			REVERSE_IN		0]		
0x018E	ADC_OFF1_E		Res	erved				DJUST_E[13:8]			0x0000	R/V
		[7:0]				CH1_ADC_ADJ	=					
0x018F	ADC_OFF2_E		ZERO_ Reserved CH2_ADC_ADJUST_E[13:8] ADJUST_E CH2_ADC_ADJUST_E[7:0]							0x0000	R/V	
		[7:0]								A		
0x0190	DATA_ FORMAT_E	[15:8]								0x0003	R/V	
0.0100		[7:0]		SIC	SNAL_SHIFT_I	E[4:0]					0.0000	D //
0x0192	DECIMATE_E	[15:8] [7:0]		DECIMATE I	Reserved FACTOR_E[3:0	N1		DECIMATE :		OR_E[6:4]	0x0000	R/V
0x0193	DIGINT_LIT_E			DECIMATE_I	FACTOR_E[3:0	Reserved		DECIMATE	1176_6[3:	LIT	0x0026	R/V
0X0193	DIGINI_LII_E	[13.6]				neserved				OFFSET_ E[8]	0x0020	IT/V
		[7:0]				LIT_OFFSET	Γ_E[7:0]					
0x0194	DIGINT_	[15:8]				DARK2_OFFS	_ =				0x2306	R/V
	DARK_E	[7:0]	DARK2_ OFFSET_E[0]				1_OFFSET_E[	6:0]				
0x0195	THRESH_ CFG_E	[15:8]				Reserv					0x0000	R/V
0.0106			THRESH1_ CHAN_E	THRESH1_ DIR_E	THRESH	1_TYPE_E[1:0]	CHAN_E	THRESHO_ DIR_E		0_TYPE_E[1:0]	2.0000	D.A.
0x0196	THRESHO_E	[15:8]		Reserved		TUDECUO MAI		SH0_SHIFT_E	:[4:0]		0x0000	R/V
	THRESH1_E	[7:0]		Reserved	_	THRESHO_VAL		SH1_SHIFT_E	[[4.0]		0,0000	R/V
	IHKESHI_E	[15:8] [7:0]		Reserved		THRESH1_VAL		2H I _ 2HIF I _ E	:[4:0]		0x0000	K/V
0x0197			7							1- N	0x0000	D //
	TC CTDL F		December	CUD EN E	CAMPLE			FLECT F[1.0]	TIMECL			R/V
	TS_CTRL_F	[15:8]	Reserved	CH2_EN_F		TYPE_F[1:0]	INPUT_R_S	ELECT_F[1:0]		OT_OFFSET_ F[9:8]	0.0000	
0x01A0		[15:8] [7:0]	Reserved				INPUT_R_S			F[9:8]		D/V
0x01A0	TS_CTRL_F TS_PATH_F	[15:8] [7:0] [15:8]	Reserved			_TYPE_F[1:0] TIMESLOT_OFF	INPUT_R_S	ELECT_F[1:0] Reserved				R/V
0x01A0 0x01A1	TS_PATH_F	[7:0] [15:8] [7:0]	Reserved	PRE_WIE	DTH_F[3:0]	TYPE_F[1:0]	INPUT_R_S	Reserved		F[9:8]  AFE_PATH	0x41DA	
0x01A0 0x01A1		[7:0] [15:8] [7:0] [7:0] [15:8]	Reserved	PRE_WIE	OTH_F[3:0]  B_F[3:0]	_TYPE_F[1:0] TIMESLOT_OFF	INPUT_R_S	Reserved	F[3:0]	F[9:8]  AFE_PATH		
0x01A0 0x01A1 0x01A2	TS_PATH_F INPUTS_F	[7:0] [15:8] [7:0] [15:8] [7:0]		PRE_WIE	DTH_F[3:0]  3_F[3:0]  4_F[3:0]	TYPE_F[1:0] TIMESLOT_OFF	INPUT_R_S -SET_F[7:0] -FG_F[7:0]	Reserved INP56_ INP12_	_F[3:0] _F[3:0]	F[9:8]  AFE_PATH  _CFG_F[8]	0x41DA 0x0000	R/V
0x0197 0x01A0 0x01A1 0x01A2 0x01A3	TS_PATH_F INPUTS_F	[7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Reserved	PRE_WII	DTH_F[3:0]  3_F[3:0]  4_F[3:0]  PRECON_F[2	TYPE_F[1:0]  TIMESLOT_OFF  AFE_PATH_C	INPUT_R_S	Reserved INP56_ INP12_ LSE_F[1:0]	_F[3:0] _F[3:0] 	F[9:8]  AFE_PATH _CFG_F[8]  ALT_F[1:0]	0x41DA	
0x01A0 0x01A1 0x01A2	TS_PATH_F INPUTS_F CATHODE_F	[7:0] [15:8] [7:0] [15:8] [7:0]	Reserved VC2_S	PRE_WIE	DTH_F[3:0]  B_F[3:0]  4_F[3:0]  PRECON_F[2	TYPE_F[1:0]  TIMESLOT_OFF  AFE_PATH_C  :0]  ULSE_F[1:0]	INPUT_R_S	Reserved INP56_ INP12_	_F[3:0] _F[3:0] _VC2VC1AFE_1	F[9:8]  AFE_PATH  _CFG_F[8]	0x41DA 0x0000	R/V

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x01A5	LED_ POW12 F	[15:8]	LED_ DRIVESIDE2			LED_C	URRENT2_F	[6:0]			0x0000	R/W
	FOW12_F		F									
		[7:0]	LED_			LED_C	URRENT1_F	[6:0]				
			DRIVESIDE1_									
00146	LED	[1 5 0]	F			150.0	CLIDDENITA E	·c 01			00000	D // A
0x01A6	LED_ POW34 F	[15:8]	LED_ DRIVESIDE4			LED_C	CURRENT4_F[	[0:0]			0x0000	R/V
			F									
		[7:0]	LED_			LED_C	URRENT3_F[	[6:0]		/		
			DRIVESIDE3_									
0x01A7	COUNTS F	[15:8]	-			NUM_INT	F[7:0]			8	0x0101	R/V
0.01717	COUNTS_I	[7:0]	8			NUM_REPEA					0,0101	11, 1
0x01A8	PERIOD_F	[15:8]	Res	erved	MOD_T	YPE_F[1:0]		erved	MIN_P	ERIOD_F[9:8]	0x0000	R/V
		[7:0]		7		MIN_PERIO	D_F[7:0]		7			
0x01A9	LED_PULSE_F	[15:8]				LED_WIDTH	H_F[7:0]		/		0x0210	R/V
		[7:0]				LED_OFFSE	T_F[7:0]	7				
0x01AA	INTEG_	[15:8]	SINGLE_	CH2_	AMP_DISABLE	E_F[2:0]	AFE_INT_C	_ CH1_A	MP_DISA	BLE_F[2:0]	0x0003	R/V
	SETUP_F	57 01	INTEG_F	IN IT E54 03			BUF_F	16 M(10T)   51				
001 A D	INITEG OF E	[7:0]	ADC_CO	JNT_F[1:0]	Reserved			G_WIDTH_F[4			0.1410	D //
0x01AB	INTEG_OS_F	[15:8]		Reserved		INITEC OFF		FINE_OFFSET	_F[4:0]		0x1410	R/V
0x01AC	MOD_	[7:0] [15:8]				INTEG_OFFS					0x0100	R/V
UXUTAC	PULSE F					MOD_WIDT			-		UXUTUU	K/V
0x01AD	PATTERN F	[7:0]		LED DICA	ABLE_F[3:0]	MOD_OFFSE	1_F[/:U]	MOD_DISA	DIE EISO	1	0x0000	R/V
UXUTAD	PATTERIN_F	[15:8] [7:0]			CT_F[3:0]			REVERSE_IN			UXUUUU	rs/ v
0x01AE	ADC_OFF1_F		Resi	erved	C1_1 [3.0]		THI ADC AF	JUST_F[13:8]		)]	0x0000	R/V
OXOTAL	/\DC_0\\\_\	[7:0]	Hest	ivea	C			7,031_1[13.0]			OXOGGG	11, 1
0x01AF	ADC_OFF2_F		ZERO	Reserved				JUST_F[13:8]			0x0000	R/V
			ADJUST_F									
		[7:0]			C	H2_ADC_ADJ	JUST_F[7:0]					
0x01B0	DATA_	[15:8]		_	ARK_SHIFT_F[			_	RK_SIZE_		0x0003	R/V
	FORMAT_F	[7:0]		SIG	INAL_SHIFT_F	[4:0]			NAL_SIZE			
0x01B2	DECIMATE_F	[15:8]			Reserved					OR_F[6:4]	0x0000	R/V
0.0100	DIGINIT LIT F	[7:0]		DECIMATE_F	ACTOR_F[3:0]			DECIMATE_1	YPE_F[3:		0.0006	D //
0x01B3	DIGINT_LIT_F	[15:8]				Reserved				LIT_ OFFSET	0x0026	R/V
										F[8]		
		[7:0]				LIT_OFFSET	Γ_F[7:0]				1	
0x01B4	DIGINT_	[15:8]				DARK2_OFFS	ET_F[8:1]				0x2306	R/V
	DARK_F	[7:0]	DARK2_			DARK	1_OFFSET_F[	6:0]			1	
			OFFSET_F[0]									
0x01B5	THRESH_ CFG_F	[15:8]	TUDEGUA	TUDESLIA	TUREGUA	Reserv		THE INCOME.	TI IDEGI	N 7/25 51/ 03	0x0000	R/V
	Crd_r	[7:0]	THRESH1_ CHAN_F	THRESH1_ DIR_F	THRESH1	_TYPE_F[1:0]	THRESHO_ CHAN_F	THRESHO_ DIR F	THRESH	0_TYPE_F[1:0]	V	
0x01B6	THRESHO F	[15:8]	CHAIL_I	Reserved				SH0_SHIFT_F	[4:0]		0x0000	R/V
0,0120		[7:0]			•	THRESHO VAI		5 <u>5.</u>	[]			
0x01B7	THRESH1_F	[15:8]		Reserved				SH1_SHIFT_F	[4:0]		0x0000	R/V
	_	[7:0]				 THRESH1_VAI						-
0x01C0	TS_CTRL_G	[15:8]	Reserved	CH2_EN_G	SAMPLE_	 TYPE_G[1:0]	INPUT_R_S	ELECT_G[1:0]	TIMESL	.OT_OFFSET_	0x0000	R/V
										G[9:8]		
		[7:0]				IMESLOT_OFF	SET_G[7:0]					
0x01C1	TS_PATH_G	[15:8]		PRE_WID	TH_G[3:0]			Reserved		AFE_PATH	0x41DA	R/V
		[7.0]				AFE DATH C	FC C[7.0]			_CFG_G[8]	4	
00163	INDUITE C	[7:0]		INIDEO		AFE_PATH_C	ru_G[/:0]	INDEC	C[2.0]		00000	D //
0x01C2	INPUTS_G	[15:8]			G[3:0]			INP56_			0x0000	R/V
0,0163	CATHODE C	[7:0]	Docomical	1	_G[3:0]	01	VC2 DU	INP12_	1	ALT ([1:0]	0,0000	R/V
0x01C3	CATHODE_G	[15:8]	Reserved		PRECON_G[2:	_		LSE_G[1:0]		ALT_G[1:0]	0x0000	K/V
		[7:0]	VC2_SE	L_G[1:0]	VC1_PU	JLSE_G[1:0]	VC1_A	LT_G[1:0]	VC1_	SEL_G[1:0]		

Rev. A | Page 49 of 82

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x01C4	AFE_TRIM_G	[15:8]	Rese	erved (set to 0	x7)	AFE_TRIM	_INT_G[1:0]	VREF_ PULSE_G	AFE_TRIM_	VREF_G[1:0]	0xE3C0	R/W
		[7:0]	VREF_PULSE	_VAL_G[1:0]	TIA	_GAIN_CH2_	G[2:0]	TIA_0	GAIN_CH1_	G[2:0]		
0x01C5	LED_ POW12_G	[15:8]	LED_ DRIVESIDE2_ G			LED_C	URRENT2_G[	6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_ G			LED_C	URRENT1_G[	6:0]				
0x01C6	LED_ POW34_G	[15:8]	LED_ DRIVESIDE4_ G			LED_C	URRENT4_G[	6:0]		1	0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_ G			LED_C	URRENT3_G[	6:0]				
0x01C7	COUNTS_G	[15:8]				NUM_INT_	G[7:0]			<u> </u>	0x0101	R/W
0,10.0	233.1.5_2	[7:0]				NUM_REPEA					0,0,0,0	,
0x01C8	PERIOD_G	[15:8]	Pose	erved	MOD T	YPE_G[1:0]		erved	MINI DED	NOD G[9:8]	0x0000	R/W
		[7:0]	nese	rved	WOD_I	MIN_PERIOD	D_G[7:0]	erveu	IVIIIN_FEN	110D_G[9.6]		
0x01C9	LED_PULSE_G	-				LED_WIDTH					0x0210	R/W
		[7:0]				LED_OFFSE						
0x01CA	INTEG_ SETUP_G	[15:8]	SINGLE_ INTEG_G		MP_DISABLE	_G[2:0]	AFE_INT_C_ BUF_G		MP_DISA <mark>BL</mark>	E_G[2:0]	0x0003	R/W
		[7:0]	ADC_COL	JNT_G[1:0]	Reserved		INTE	G_WIDTH_G[	4:0]			
0x01CB	INTEG_OS_G	[15:8]		Reserved			INTEG_F	INE_OFFSET	_G[4:0]		0x1410	R/V
		[7:0]				INTEG_OFFSE	T_G[7:0]					
0x01CC	MOD_	[15:8]				MOD_WIDTH	1_G[7:0]				0x0100	R/V
	PULSE_G	[7:0]				MOD_OFFSE	T_G[7:0]					
0x01CD	PATTERN_G	[15:8]		LED_DISAB	SI F. G[3:0]	_		MOD_DISA	31 F G[3:0]		0x0000	R/V
0.00.00	. ,	[7:0]		SUBTRACT				REVERSE_IN				, .
0x01CE	ADC_OFF1_G		Pos	erved	1_0[5.0]		H1 ADC AD	JUST_G[13:8]			0x0000	R/V
UXUICL	ADC_OITI_G	[7:0]	nese	rveu	C			0.051_0[13.0]			000000	11/ V
0x01CF	ADC_OFF2_G		ZERO_	Reserved		H1_ADC_ADJ C		JUST_G[13:8]			0x0000	R/V
		/	ADJUST_G									
		[7:0]				H2_ADC_ADJ	UST_G[7:0]					
0x01D0	DATA_	[15:8]			RK_SHIFT_G[4				RK_SIZE_G		0x0003	R/V
	FORMAT_G	[7:0]		SIGN	IAL_SHIFT_G	[4:0]			NAL_SIZE_C			
0x01D2	DECIMATE_G				Reserved				ATE_FACTO		0x0000	R/V
		[7:0]		DECIMATE_FA	CTOR_G[3:0]			DECIMATE_1	YPE_G[3:0]			
0x01D3	DIGINT_LIT_G	[15:8]				Reserved				LIT_ OFFSET_ G[8]	0x0026	R/W
		[7:0]			_	LIT_OFFSET	G[7:0]			G[O]		
0x01D4	DIGINT	[15:8]			_	_				224	0x2306	R/V
UXU1D4	DARK_G	[7:0]	DARK2_ OFFSET_G[0]			DARK2_OFFS DARK1	_G[8:1]  _OFFSET_G[	6:0]	RO	NI	UX2306	K/V
001DF	THRESH_	[1 [.0]	OFFSET_G[0]			Danama					00000	D/V
0x01D5	CFG_G	[15:8] [7:0]	THRESH1_	THRESH1_	THRESH1_	Reserv TYPE_G[1:0]	THRESHO_	THRESHO_		HO_TYPE_	0x0000	R/V
			CHAN_G	DIR_G		T	CHAN_G	DIR_G		[1:0]		
0x01D6	THRESH0_G	[15:8]		Reserved				SH0_SHIFT_G	[4:0]		0x0000	R/V
		[7:0]			Т	HRESHO_VAL						
0x01D7	THRESH1_G	[15:8]		Reserved				SH1_SHIFT_G	[4:0]		0x0000	R/V
0x01E0	TS_CTRL_H	[7:0] [15:8]	Reserved	CH2_EN_H		THRESH1_VAL TYPE_H[1:0]		ELECT_H[1:0]	TIMESLO	T_OFFSET_	0x0000	R/V
									H	[9:8]		
		[7:0]				MESLOT_OFF	SET_H[7:0]					
0x01E1	TS_PATH_H	[15:8]		PRE_WIDT	H_H[3:0]			Reserved		AFE_PATH	0x41DA	R/V

Name INPUTS_H	<b>Bits</b> [15:8]	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
INPUTS_H	[15:8]										_
			INP78_				INP56_			0x0000	R/W
	[7:0]		INP34_				INP12_				
CATHODE_H	[15:8]	Reserved								0x0000	R/W
	[7:0]	VC2_S	EL_H[1:0]	VC1_PL	JLSE_H[1:0]	VC1_ALT	_H[1:0]	VC1_9	SEL_H[1:0]		
AFE_TRIM_H	[15:8]	Res	served (set to 0:	x7)	AFE_TRIM					0xE3C0	R/W
			SE_VAL_H[1:0]	TIA				GAIN_CH1	_H[2:0]		
_	[15:8]				LED_C	:URRENT2_H[6:	0]			0x0000	R/V
POW12_H			-								
	[7:0]				LED C	IIDDENIT1 LIG	Λ1			-	
	[7.0]				LED_C	ORNEIVI I_H[O.	O]				
		H									
LED_	[15:8]	LED_			LED_C	URRENT4_H[6:	0]			0x0000	R/V
POW34_H		_									
		Н									
	[7:0]	LED_			LED_C	URRENT3_H[6:	0]				
		_									
COLUMN TO A	[4 = 0]	Н									5.01
\										0x0101	R/V
		Res	served	MOD_T			ved	MIN_PE	RIOD_H[9:8]	0x0000	R/V
					_						
LED_PULSE_H	[15:8]				LED_WIDTH	H_H[7:0]				0x0210	R/V
	[7:0]				LED_OFFSE	T_H[7:0]					
_	[15:8]	SINGLE_	CH2_A	MP_DISABLI	E_H[2:0]	AFE_INT_C_	CH1_A	ИР_DISAB	LE_H[2:0]	0x0003	R/V
_				T		_					
	[7:0]	ADC_CO	UNT_H[1:0]	Reserved							
INTEG_OS_H	[15:8]		Reserved			INTEG_FIN	NE_OFFSET_	H[4:0]		0x1410	R/V
	[7:0]				INTEG_OFFSI	ET_H[7:0]					
	[15:8]				MOD_WIDTI	H_H[7:0]				0x0100	R/V
PULSE_H	[7:0]				MOD_OFFSE	T_H[7:0]					
PATTERN_H	[15:8]		LED_DISAB	BLE_H[3:0]			MOD_DISAE	BLE_H[3:0]		0x0000	R/V
	[7:0]		SUBTRAC	T_H[3:0]		F	REVERSE_IN	ΓEG_H[3:0]	]	1	
ADC_OFF1_H	[15:8]	Res	erved		C	H1_ADC_ADJ	JST_H[13:8]			0x0000	R/V
	[7:0]			C	H1_ADC_ADJ	UST_H[7:0]					
ADC_OFF2_H	[15:8]	ZERO_	Reserved		C	H2_ADC_ADJU	JST_H[13:8]			0x0000	R/V
		ADJUST_H									
	[7:0]				H2_ADC_ADJ	UST_H[7:0]					
DATA_	[15:8]		DAF	RK_SHIFT_H	[4:0]		DA	RK_SIZE_F	H[2:0]	0x0003	R/V
FORMAT_H	[7:0]		SIGN	IAL_SHIFT_H	H[4:0]		SIGN	NAL_SIZE_	H[2:0]	1	
DECIMATE_H	[15:8]			Reserved			DECIMA	TE_FACTO	OR_H[6:4]	0x0000	R/V
			DECIMATE FA	CTOR H[3:0	1		ECIMATE T	YPE H[3:0	01		
DIGINT LIT H			_						LIT	0x0026	R/V
					EILI		F R		OFFSET_		
									H[8]		
	[7:0]				LIT_OFFSET	_H[7:0]					
	[15:8]				DARK2_OFFS	ET_H[8:1]				0x2306	R/V
DARK_H	[7:0]	DARK2_			DARK	1_OFFSET_H[6:	0]				
THRESH_	[15:8]				Reserv	ed				0x0000	R/V
CFG_H	[7:0]	THRESH1_	THRESH1_	THRESH1	_TYPE_H[1:0]	THRESHO_	THRESHO_	THRESH0	_TYPE_H[1:0]		
		CHAN_H	DIR_H			CHAN_H	DIR_H				
THRESHO_H	[15:8]		Reserved			THRESH	I0_SHIFT_H	[4:0]		0x0000	R/V
	[7:0]				THRESHO_VAL	UE_H[7:0]				1	
	[15:8]		Reserved				I1_SHIFT_H	[4:0]		0x0000	R/V
	[7:0]				THRESH1 VAL					1	
		l	1	1				1		1	
TS_CTRL_I	[15:8]	Reserved	CH2_EN_I	SAMPLF	TYPE_I[1:0]	INPUT_R_SEI	LECT  [1:0]	TIM	ESLOT_	0x0000	R/V
	AFE_TRIM_H  LED_ POW12_H  LED_ POW34_H  COUNTS_H  PERIOD_H  LED_PULSE_H  INTEG_OS_H  INTEG_OS_H  PATTERN_H  ADC_OFF1_H  ADC_OFF2_H  DATA_ FORMAT_H  DECIMATE_H  DIGINT_LIT_H  DIGINT_LIT_H  THRESH_ CFG_H  THRESH_ CFG_H	[7:0]	Trion   Trio		[7:0]   VC2_SEL_H[1:0]   VC1_PL   AFE_TRIM_H   [15:8]   Reserved (set to 0x7)     [7:0]   VREF_PULSE_VAL_H[1:0]   TI/   LED_		Title	17.0    VC2_SEL_H[1:0]   VC1_PULSE_H[1:0]   VC1_ALT_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   VREF_PULSE_H[1:0]   TIA_GAIN_CH2_H[2:0]   TIA_GEN_H[1:0]   TIA_GEN_H[1:0]	(7.0)	17:01   VC1_SEL_HI1:0]   VC1_PULSE_HI1:0]   VC1_ALT_HI1:0]   VC1_SEL_HI1:0]   VC1_SEL_HI1	Pro

Rev. A | Page 51 of 82

_		D.:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0201	TS_PATH_I	[15:8]		PRE_WIL	OTH_I[3:0]			Reserved		AFE_PATH _CFG_I[8]	0x41DA	R/W
0.0000	INIDIJITO	[7:0]		INIDE		AFE_PATH_C	FG_I[7:0]	INIDEC	112.01		0.0000	D 04
0x0202	INPUTS_I	[15:8]			3_[3:0]			INP56			0x0000	R/W
00202	CATHODE	[7:0]	D		I_I[3:0]	01	VC2 DI	INP12	1	ALT 1[1 0]	00000	D // A
0x0203	CATHODE_I	[15:8]	Reserved		PRECON_I[2:			JLSE_I[1:0]		ALT_I[1:0]	0x0000	R/W
0x0204	AFE_TRIM_I	[7:0] [15:8]		SEL_I[1:0] served (set to (		ULSE_I[1:0] AFE_TRIM	VC1_/ _INT_I[1:0]	VREF_ PULSE I	AFI	_SEL_I[1:0] E_TRIM_ EF_I[1:0]	0xE3C0	R/W
		[7:0]	VREE PUI	SE_VAL_I[1:0]	Т	IA_GAIN_CH2	1[2:0]		GAIN_CH		-	
0x0205	LED	[15:8]	LED	52_1712_1[110]			URRENT2 I			, ,	0x0000	R/V
	POW12_l		DRIVESIDE2									
		[7:0]	LED_ DRIVESIDE1_			LED_C	CURRENT1_I	[6:0]				
0x0206	LED_	[15:8]	LED_			LED (	URRENT4_I	[6:0]	4		0x0000	R/W
UXU2U6	POW34_I	[15:6]	DRIVESIDE4	- / /		LED_C	.UKKEN14_I	[0:0]			0x0000	K/W
		[7:0]	LED_ DRIVESIDE3			LED_C	URRENT3_I	[6:0]			-	
			1									
0x0207	COUNTS_I	[15:8]				NUM_INT_	_I[7:0]		*		0x0101	R/W
		[7:0]				NUM_REPEA	T_I[7:0]					
0x0208	PERIOD_I	[15:8]	Re	served	MOD_	TYPE_I[1:0]		served	MIN_PI	ERIOD_I[9:8]	0x0000	R/V
		[7:0]		(		MIN_PERIO	D_I[7:0]					
0x0209	LED_PULSE_I	[15:8]				LED_WIDTH	·				0x0210	R/V
		[7:0]	\			LED_OFFSE	T_I[7:0]			E-10		
0x020A	INTEG_ SETUP_I	[15:8]	SINGLE_ INTEG_I		AMP_DISABL	_E_I[2:0]	AFE_INT_ C_BUF_I		AMP_DISA	BLE_I[2:0]	0x0003	R/V
		[7:0]	ADC_CC	OUNT_I[1:0]	Reserved			EG_WIDTH_I[				
0x020B	INTEG_OS_I	[15:8]		Reserved				FINE_OFFSET	_[[4:0]		0x1410	R/V
0 0006	1100	[7:0]		The second second		INTEG_OFFS					0.0100	D 44
0x020C	MOD_ PULSE_I	[15:8] [7:0]				MOD_WIDT MOD_OFFSE					0x0100	R/V
0x020D	PATTERN_I	[15:8]			\BLE_I[3:0]			MOD_DISA			0x0000	R/V
		[7:0]			.CT_I[3:0]			REVERSE_IN		]		
0x020E	ADC_OFF1_I	[15:8]	Re	served				DJUST_I[13:8]			0x0000	R/V
		[7:0]				CH1_ADC_ADJ						
0x020F	ADC_OFF2_I	[15:8]	ZERO_ ADJUST_I	Reserved				DJUST_I[13:8]			0x0000	R/V
		[7:0]				CH2_ADC_ADJ	UST_I[7:0]	_				
0x0210	DATA_ FORMAT_I	[15:8]		A	ARK_SHIFT_I[				ARK_SIZE_		0x0003	R/V
		[7:0]		SIG	NAL_SHIFT_I	[[4:0]			NAL_SIZE		.0.	5.01
0x0212	DECIMATE_I	[15:8]	/	DECIMATE F	Reserved				ATE_FACT		0x0000	R/V
00212	DICINIT LIT I	[7:0]		DECIMATE_F	ACTOR_I[3:0			DECIMATE_	TYPE_I[3:C	-	00026	D //
0x0213	DIGINT_LIT_I	[15:8]				Reserved				LIT_ OFFSET_ I[8]	0x0026	R/V
		[7:0]				LIT_OFFSET	_I[7:0]					
0x0214	DIGINT_	[15:8]				DARK2_OFFS	ET_I[8:1]				0x2306	R/V
	DARK_I	[7:0]	DARK2_ OFFSET_I[0]			DARK	1_OFFSET_I	[6:0]				
0x0215	THRESH_	[15:8]				Reserv	ed				0x0000	R/V
	CFG_I	[7:0]	THRESH1_ CHAN_I	THRESH1_ DIR_I	THRESH1	1_TYPE_I[1:0]	THRESHO_ CHAN_I	THRESHO_ DIR_I	THRESH	0_TYPE_I[1:0]		
0x0216	THRESHO_I	[15:8]		Reserved				ESH0_SHIFT_I	[4:0]		0x0000	R/V
		[7:0]				THRESHO_VAL						
		1	1	Reserved		1	TLID	COLIA COURT I	[4.0]		0x0000	R/V
0x0217	THRESH1_I	[15:8] [7:0]		neserveu			IHK	ESH1_SHIFT_I	[4:0]		000000	, •

Rev. A | Page 52 of 82

Reg	Name	Dita	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10	Bit 9 Bit 1	Bit 8	Pose+	RW
0x0220	Name TS CTRL J	<b>Bits</b> [15:8]	Reserved	CH2_EN_J		E TYPE J[1:0]		SELECT_J[1:0]		Bit 0 IESLOT_	Reset 0x0000	R/W
										SET_J[9:8]	1	.,
		[7:0]				TIMESLOT_OF	FSET_J[7:0]			T		
0x0221	TS_PATH_J	[15:8]		PRE_WID	TH_J[3:0]			Reserved		AFE_PATH _CFG_J[8]	0x41DA	R/W
		[7:0]				AFE_PATH_C	FG_J[7:0]					
0x0222	INPUTS_J	[15:8]		INP78	_J[3:0]			INP56_	J[3:0]		0x0000	R/W
		[7:0]		INP34	_J[3:0]			INP12_	J[3:0]			
0x0223	CATHODE_J	[15:8]	Reserved		PRECON_J[2	2:0]	VC2_PL	JLSE_J[1:0]	VC2_/	ALT_J[1:0]	0x0000	R/W
	13.13	[7:0]	VC2_S	EL_J[1:0]	VC1_F	PULSE_J[1:0]	VC1_A	\LT_J[1:0]	VC1_	SEL_J[1:0]		
0x0224	AFE_TRIM_J	[15:8]	Res	served (set to 0	0x7)	AFE_TRIM	I_INT_J[1:0]	VREF_		_TRIM_	0xE3C0	R/W
		(= o)	\(\(\text{OFF}\) \(\text{OFF}\)	25 444 154 93		TIA CAIN CUE	Wa al	PULSE_J		F_J[1:0]		
		[7:0]		SE_VAL_J[1:0]		ΓΙΑ_GAIN_CH2_			GAIN_CH1	I_J[2:0]		
0x0225	LED_	[15:8]	LED_ DRIVESIDE2_			LED_C	CURRENT2_J	[6:0]			0x0000	R/W
	POW12_J		DRIVESIDEZ_	-								
		[7:0]	LED			LED (	CURRENT1_J	[6:0]	/			
		[7.0]	DRIVESIDE1			LLD_(	CHILENTI_J	[0.0]				
			J									
0x0226	LED_POW34_	[15:8]	LED_	1		LED_0	CURRENT4_J	[6:0]			0x0000	R/V
	J		DRIVESIDE4_									
			J								-	
		[7:0]	LED_			LED_C	CURRENT3_J	[6:0]				
			DRIVESIDE3_	-								
0x0227	COUNTS_J	[15:8]	,			NUM_INT	1[7:0]				0x0101	R/V
0.0227	COON13_3	[7:0]				NUM_REPEA			-		0.0101	11,7
0x0228	PERIOD_J	[15:8]	Por	served	MOD	TYPE_J[1:0]		served	MINI DE	RIOD_J[9:8]	0x0000	R/V
UXU226	PERIOD_J	[7:0]	Res	serveu	MOD			serveu	WIIIN_PE	[8:6] [HIOD_J[9:6]	UXUUUU	IT/V
0.,0220	LED DILICE I					MIN_PERIO					00210	D //
0x0229	LED_PULSE_J					LED_WIDTH					0x0210	R/V
	WITE C	[7:0]	CIVICI E	6110		LED_OFFSE		Sur A		U. F. 470.01		5.0
0x022A	INTEG_ SETUP J	[15:8]	SINGLE_ INTEG J	CH2_	AMP_DISAB	SLE_J[2:0]	AFE_INT_ C_BUF_J	CH1_A	MP_DISAB	3LE_J[2:0]	0x0003	R/V
	JLTOF_J		IIVILO_J				C_DOI_J					
		[7:0]	ADC CC	NINT II1.01	Poconyod		TIAL		1.∩1		1	
0v022B	INITEC OS I	[7:0]	ADC_CC	DUNT_J[1:0]	Reserved			EG_WIDTH_J[4			0v1410	D/M
0x022B	INTEG_OS_J	[15:8]	ADC_CC	OUNT_J[1:0] Reserved	Reserved		INTEG_	EG_WIDTH_J[4 _FINE_OFFSET			0x1410	R/V
		[15:8] [7:0]	ADC_CC		Reserved	INTEG_OFFS	INTEG_ ET_J[7:0]					
	MOD_	[15:8] [7:0] [15:8]	ADC_CC		Reserved	INTEG_OFFS MOD_WIDT	INTEG_ ET_J[7:0] H_J[7:0]				0x1410 0x0100	
0x022C	MOD_ PULSE_J	[15:8] [7:0] [15:8] [7:0]	ADC_CC	Reserved		INTEG_OFFS	INTEG_ ET_J[7:0] H_J[7:0]	FINE_OFFSET	_J[4:0]		0x0100	R/V
0x022C	MOD_	[15:8] [7:0] [15:8] [7:0] [15:8]	ADC_CC	Reserved  LED_DISA	BLE_J[3:0]	INTEG_OFFS MOD_WIDT	INTEG_ ET_J[7:0] H_J[7:0]	FINE_OFFSET	_J[4:0] BLE_J[3:0]			R/V
0x022B 0x022C 0x022D	MOD_ PULSE_J PATTERN_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]		Reserved  LED_DISA SUBTRA		INTEG_OFFS MOD_WIDT MOD_OFFSI	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0]	FINE_OFFSET_ MOD_DISA REVERSE_IN	_J[4:0] BLE_J[3:0]		0x0100 0x0000	R/V
0x022C	MOD_ PULSE_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]		Reserved  LED_DISA	BLE_J[3:0]	INTEG_OFFS MOD_WIDT MOD_OFFSI	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0]	FINE_OFFSET	_J[4:0] BLE_J[3:0]		0x0100	R/W
0x022C 0x022D 0x022E	MOD_ PULSE_J PATTERN_J ADC_OFF1_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	Res	Reserved  LED_DISA SUBTRA served	BLE_J[3:0]	INTEG_OFFS MOD_WIDT MOD_OFFSI	INTEG_ ET_J[7:0] 'H_J[7:0] ET_J[7:0]  CH1_ADC_A JUST_J[7:0]	MOD_DISA REVERSE_IN DJUST_J[13:8]	_J[4:0] BLE_J[3:0]		0x0100 0x0000 0x0000	R/W R/W
0x022C 0x022D	MOD_ PULSE_J PATTERN_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	Res ZERO_	Reserved  LED_DISA SUBTRA	BLE_J[3:0]	INTEG_OFFS MOD_WIDT MOD_OFFSI	INTEG_ ET_J[7:0] 'H_J[7:0] ET_J[7:0]  CH1_ADC_A JUST_J[7:0]	FINE_OFFSET_ MOD_DISA REVERSE_IN	_J[4:0] BLE_J[3:0]		0x0100 0x0000	R/V R/V
0x022C 0x022D 0x022E	MOD_ PULSE_J PATTERN_J ADC_OFF1_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Res	Reserved  LED_DISA SUBTRA served	BLE_J[3:0]	INTEG_OFFS MOD_WIDT MOD_OFFSI CH1_ADC_AD.	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8]	_J[4:0] BLE_J[3:0]		0x0100 0x0000 0x0000	R/W R/W
0x022C 0x022D 0x022E 0x022F	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Res ZERO_	Reserved  LED_DISA SUBTRA served  Reserved	BLE_J[3:0] CT_J[3:0]	INTEG_OFFS MOD_WIDT MOD_OFFSI  CH1_ADC_AD.	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8]	_J[4:0] BLE_J[3:0] TEG_J[3:0		0x0100 0x0000 0x0000 0x0000	R/W R/W R/W
0x022C 0x022D 0x022E	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Res ZERO_	LED_DISA SUBTRA served  Reserved	BLE_J[3:0] CT_J[3:0]	INTEG_OFFS MOD_WIDT MOD_OFFSI  CH1_ADC_AD.  CH2_ADC_AD.  J[4:0]	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8]	J[4:0]  BLE_J[3:0]  TEG_J[3:0]	J[2:0]	0x0100 0x0000 0x0000	R/W R/W R/W
0x022C 0x022D 0x022E 0x022F 0x0230	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	Res ZERO_	LED_DISA SUBTRA served  Reserved	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT_	INTEG_OFFS MOD_WIDT MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. J[4:0]	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8]	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE  NAL_SIZE_	J[2:0] _J[2:0]	0x0100 0x0000 0x0000 0x0000 0x0003	R/W R/W R/W
0x022C 0x022D 0x022E 0x022F 0x0230	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Res ZERO_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFS MOD_WIDT MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. J[4:0] J[4:0]	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIM.	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] _J[2:0] OR_J[6:4]	0x0100 0x0000 0x0000 0x0000	R/W R/W R/W
0x022C 0x022D 0x022E 0x022F 0x0230 0x0232	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	Res ZERO_	LED_DISA SUBTRA served  Reserved	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFSI MOD_WIDT MOD_OFFSI  CH1_ADC_AD. ( CH2_ADC_AD. J[4:0]  J[4:0]	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8]	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] _J[2:0] OR_J[6:4]	0x0100 0x0000 0x0000 0x0000 0x0003	R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Res ZERO_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFS MOD_WIDT MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. J[4:0] J[4:0]	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIM.	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] _J[2:0] OR_J[6:4] b] _LIT_	0x0100 0x0000 0x0000 0x0000 0x0003	R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	Res ZERO_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFSI MOD_WIDT MOD_OFFSI  CH1_ADC_AD. ( CH2_ADC_AD. J[4:0]  J[4:0]	INTEG_ ET_J[7:0] H_J[7:0] ET_J[7:0] CH1_ADC_A JUST_J[7:0] CH2_ADC_A	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIM.	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] J[2:0] OR_J[6:4] D] LIT_ OFFSET_	0x0100 0x0000 0x0000 0x0000 0x0003	R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	Res ZERO_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFSI MOD_WIDT MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. J[4:0] J[4:0] Reserved	INTEG_ ET_J[7:0]  H_J[7:0]  ET_J[7:0]  CH1_ADC_A  JUST_J[7:0]  CH2_ADC_A  JUST_J[7:0]	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIM.	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] _J[2:0] OR_J[6:4] b] _LIT_	0x0100 0x0000 0x0000 0x0000 0x0003	R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232  0x0233	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J DIGINT_LIT_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	Res ZERO_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFS  MOD_WIDT  MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. (J[4:0]  J[4:0]  Reserved  LIT_OFFSE	INTEG_ ET_J[7:0]  H_J[7:0]  ET_J[7:0]  CH1_ADC_A JUST_J[7:0]  CH2_ADC_A  JUST_J[7:0]	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIM.	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] J[2:0] OR_J[6:4] D] LIT_ OFFSET_	0x0100 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000	R/W R/W R/W R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J DIGINT_LIT_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	ZERO_ ADJUST_J	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFS  MOD_WIDT  MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. (J[4:0]  J[4:0]  Reserved  LIT_OFFSE  DARK2_OFFS	INTEG_ ET_J[7:0]  H_J[7:0]  ET_J[7:0]  CH1_ADC_A  JUST_J[7:0]  CH2_ADC_A  JUST_J[7:0]  T_J[7:0]	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIMATE_	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] J[2:0] OR_J[6:4] D] LIT_ OFFSET_	0x0100 0x0000 0x0000 0x0000 0x0003	R/W R/W R/W R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232  0x0233	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J DIGINT_LIT_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	ZERO_ADJUST_J  DARK2_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFS  MOD_WIDT  MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. (J[4:0]  J[4:0]  Reserved  LIT_OFFSE  DARK2_OFFS	INTEG_ ET_J[7:0]  H_J[7:0]  ET_J[7:0]  CH1_ADC_A JUST_J[7:0]  CH2_ADC_A  JUST_J[7:0]	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIMATE_	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] J[2:0] OR_J[6:4] D] LIT_ OFFSET_	0x0100 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000	R/W R/W R/W R/W R/W R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232  0x0233	MOD_ PULSE_J  PATTERN_J  ADC_OFF1_J  ADC_OFF2_J  DATA_ FORMAT_J  DECIMATE_J  DIGINT_LIT_J  DIGINT_DARK_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	ZERO_ ADJUST_J	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT NAL_SHIFT	INTEG_OFFS  MOD_WIDT  MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. (J[4:0]  J[4:0]  Reserved  LIT_OFFSE  DARK2_OFFS  DARK	INTEG_ ET_J[7:0]  H_J[7:0]  ET_J[7:0]  CH1_ADC_A  JUST_J[7:0]  CH2_ADC_A  JUST_J[7:0]  T_J[7:0]  T_J[7:0]  1_OFFSET_J	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIMATE_	J[4:0]  BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE_ ATE_FACT	J[2:0] J[2:0] OR_J[6:4] D] LIT_ OFFSET_	0x0100 0x0000 0x0000 0x0000 0x0003 0x0000 0x0026	R/W
0x022C  0x022D  0x022E  0x022F  0x0230  0x0232  0x0233	MOD_ PULSE_J PATTERN_J ADC_OFF1_J ADC_OFF2_J DATA_ FORMAT_J DECIMATE_J DIGINT_LIT_J	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	ZERO_ADJUST_J  DARK2_	Reserved  LED_DISA SUBTRA served  Reserved  DA SIG	BLE_J[3:0] CT_J[3:0]  ARK_SHIFT_ NAL_SHIFT Reserved ACTOR_J[3:	INTEG_OFFS  MOD_WIDT  MOD_OFFSI  CH1_ADC_AD. (CH2_ADC_AD. (J[4:0]  J[4:0]  Reserved  LIT_OFFSE  DARK2_OFFS	INTEG_ ET_J[7:0]  H_J[7:0]  ET_J[7:0]  CH1_ADC_A  JUST_J[7:0]  CH2_ADC_A  JUST_J[7:0]  T_J[7:0]  T_J[7:0]  1_OFFSET_J	MOD_DISA REVERSE_IN DJUST_J[13:8] DJUST_J[13:8] DA SIG DECIMATE_	BLE_J[3:0]  TEG_J[3:0]  ARK_SIZE_ NAL_SIZE ATE_FACT TYPE_J[3:0]	J[2:0] J[2:0] OR_J[6:4] D] LIT_ OFFSET_	0x0100 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000	R/W R/W R/W R/W R/W R/W R/W

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x0236	THRESH0_J	[15:8]		Reserved	<u> </u>		THRE	SH0_SHIFT_J[	4:0]		0x0000	R/W
		[7:0]				THRESHO_VAI	_UE_J[7:0]					
0x0237	THRESH1_J	[15:8]		Reserved			THRE	SH1_SHIFT_J[	4:0]		0x0000	R/W
		[7:0]				THRESH1_VAI						
0x0240	TS_CTRL_K	[15:8]	Reserved	CH2_EN_K	SAMPLE.	_TYPE_K[1:0]	INPUT_R_S	ELECT_K[1:0]		MESLOT_ SET_K[9:8]	0x0000	R/W
		[7:0]				TIMESLOT OFF	SET K[7:0]		OFF.	3E1_K[3.0]	-	
0x0241	TS_PATH_K	[15:8]		PRE_WIDT		TIMESEOT_OFF	JE1_[[[7.0]	Reserved		AFE_PATH	0x41DA	R/V
		[]								_CFG_K[8]		
		[7:0]				AFE_PATH_C	FG_K[7:0]					
0x0242	INPUTS_K	[15:8]		INP78_				INP56_I			0x0000	R/V
		[7:0]		INP34_				INP12_I				
0x0243	CATHODE_K	[15:8]	Reserved		RECON_K[2			LSE_K[1:0]		ALT_K[1:0]	0x0000	R/V
		[7:0]		EL_K[1:0]		JLSE_K[1:0]		LT_K[1:0]	A	SEL_K[1:0]		
0x0244	AFE_TRIM_K	[15:8]	Res	served (set to 0	x7)	AFE_TRIM	_INT_K[1:0]	VREF_ PULSE_K	A STATE OF THE PARTY OF THE PAR	E_TRIM_ EF_K[1:0]	0xE3C0	R/V
		[7:0]	VREE PLIE	SE_VAL_K[1:0]	TI	 A_GAIN_CH2_	K[3·0]		GAIN_CH		_	
0x0245	LED	[15:8]	LED	77.12.17[1.0]			URRENT2_K		- III 1_CIT	([2.0]	0x0000	R/V
	POW12_K		DRIVESIDE2_		1		=: : / <b>=_!</b> \					
			K								-	
		[7:0]	LED_ DRIVESIDE1			LED_C	URRENT1_K	[6:0]				
			K	-								
0x0246	LED_	[15:8]	LED_			LED_C	URRENT4_K	[6:0]			0x0000	R/\
	POW34_K		DRIVESIDE4_	-								
		[7.0]	K			LED	LIDDENTS K	(C 0]				
		[7:0]	LED_ DRIVESIDE3			LED_C	URRENT3_K	[6:0]				
			K									
0x0247	COUNTS_K	[15:8]				NUM_INT_	_K[7:0]		7		0x0101	R/\
		[7:0]				NUM_REPEA	T_K[7:0]					
0x0248	PERIOD_K	[15:8]	Res	served	MOD_	TYPE_K[1:0]		erved	MIN_PE	RIOD_K[9:8]	0x0000	R/V
		[7:0]				MIN_PERIO						
0x0249	LED_PULSE_ K	[15:8]				LED_WIDTH					0x0210	R/V
0x024A	INTEG	[7:0] [15:8]	SINGLE_	CH2 A	MP_DISABL	LED_OFFSE	AFE_INT_C	CH1 AA	AD DICAE	3LE K[2:0]	0x0003	R/V
UXUZ4A	SETUP_K	[13:6]	INTEG K	CH2_A	INIP_DISADE	E_N[2:0]	BUF_K	_ Cni_Ai	MP_DISAL	DLE_N[2:U]	0x0003	K/V
	_	[7:0]	_	UNT_K[1:0]	Reserved			G_WIDTH_K[4	:0]			
0x024B	INTEG_OS_K	[15:8]		Reserved	7 .		INTEG_	FINE_OFFSET_	K[4:0]		0x1410	R/V
		[7:0]				INTEG_OFFS	ET_K[7:0]					
0x024C	MOD_	[15:8]				MOD_WIDT	H_K[7:0]				0x0100	R/V
	PULSE_K	[7:0]				MOD_OFFSE	T_K[7:0]					
0x024D	PATTERN_K	[15:8]		LED_DISAE				MOD_DISAE			0x0000	R/V
		[7:0]		SUBTRAC	T_K[3: <mark>0]</mark>			REVERSE_IN	TEG_K[3:0	0]	-	
0x024E	ADC_OFF1_K		Res	served				)JUST_K[13:8]			0x0000	R/V
	100 0550 V	[7:0]	7500			H1_ADC_ADJ						
0x024F	ADC_OFF2_K	[15:8]	ZERO_ ADJUST K	Reserved		(	.H2_ADC_AL	)JUST_K[13:8]			0x0000	R/\
		[7:0]	7103031_11		(	H2_ADC_ADJ	UST K[7:0]				-	
0x0250	DATA	[15:8]		DA	RK_SHIFT_K		00(,,10]	DA	RK SIZE	K[2:0]	0x0003	R/V
	FORMAT_K	[7:0]			IAL_SHIFT_				IAL_SIZE			
0x0252	DECIMATE_K				Reserved			DECIMA	TE_FACT	OR_K[6:4]	0x0000	R/V
		[7:0]		DECIMATE_FA	CTOR_K[3:0	]		DECIMATE_T	YPE_K[3:0	0]		
0x0253	DIGINT_LIT_K	[15:8]				Reserved	•			LIT_	0x0026	R/\
										OFFSET_		
		[7:0]	1			LIT OFFICE	יייין די			K[8]	_	
	DIGINT_	[7:0] [15:8]				LIT_OFFSET DARK2_OFFS					0x2306	R/V
0.0254		[0.01]				DANKZ_UFF3	rı_l/[0:1]				UX23U0	r/ V
0x0254	DARK_K	[7:0]	DARK2_			DVDN.	I_OFFSET_K	6:01				

Rev. A | Page 54 of 82

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10	Bit 9 Bit 1	Bit 8 Bit 0	Reset	RW
0x0255	THRESH_	[15:8]		Dit 0	DIC 5	Reser		J. ( _	J. ( )	Dit 0	0x0000	R/W
0.0233	CFG_K	[7:0]	THRESH1_ CHAN_K	THRESH1_ DIR_K	THRESH1	_TYPE_K[1:0]	1	THRESHO_ DIR_K		SH0_TYPE_ K[1:0]	OXOGO	
0x0256	THRESHO_K	[15:8]		Reserved				SH0_SHIFT_K		4	0x0000	R/V
		[7:0]				THRESH0_VA						
0x0257	THRESH1_K	[15:8]		Reserved				SH1_SHIFT_K	[4:0]		0x0000	R/\
		[7:0]				THRESH1 VA						
0x0260	TS_CTRL_L	[15:8]	Reserved	CH2_EN_L		_TYPE_L[1:0]	_ =	SELECT_L[1:0]		IESLOT_ SET_L[9:8]	0x0000	R/\
		[7:0]				TIMESLOT_OF	FSET L[7:0]				1	
0x0261	TS_PATH_L	[15:8]		PRE WIE	TH_L[3:0]	_		Reserved		AFE PATH	0x41DA	R/\
										_CFG_L[8]		
		[7:0]				AFE_PATH_0	CFG_L[7:0]					
0x0262	INPUTS_L	[15:8]		INP78	3_L[3:0]			INP56	L[3:0]		0x0000	R/
	Ī	[7:0]			_ L[3:0]			INP12			1	
0x0263	CATHODE L	[15:8]	Reserved		PRECON_L[2	·0]	VC2 PL	LSE_L[1:0]		ALT_L[1:0]	0x0000	R/
0.0203	CATHODE_E	[7:0]		EL_L[1:0]		ULSE_L[1:0]		LT_L[1:0]		SEL_L[1:0]	OXOGOG	10
0x0264	AFE_TRIM_L	[15:8]		served (set to			/VC1_A //_INT_L[1:0]	VREF_		=_TRIM_	0xE3C0	R/\
UAUZU4	AI L_INIIVI_L	[13.0]	, ne:	serveu (set to	OAT)	VI.E I KIN	/	PULSE_L		:_   Kiivi_ :F_L[1:0]	UNLICU	n/
		[7:0]	VRFF PIII	SE_VAL_L[1:0]	ті	A GAIN CH2	1 [2:0]		GAIN CH1		†	
0x0265	LED_	[15:8]	LED LED	J *, \LL[1.0]	- "		_L[2.0] CURRENT2_L		J \_Ci ii	[0]	0x0000	R/
0.0203	POW12_L	[13.6]	DRIVESIDE2_			LLD_	COMMENTZ_E	[0.0]			0.0000	117
		[7:0]	LED_ DRIVESIDE1_ L			LED_	CURRENT1_L	[6:0]				
0x0266	LED_	[15:8]	LED			LFD	CURRENT4_L	[6:0]			0x0000	R/
0.0200	POW34 L	[13.0]	DRIVESIDE4			220_	COMMENT I_E	[0.0]			OXCCCC	,
	_		L									
		[7:0]	LED			LED	CURRENT3 L	[6:0]				
		[7:0]	LED_ DRIVESIDE3_			LED_	CURRENT3_L	[6:0]				
		[7:0]		-		LED_	CURRENT3_L	[6:0]				
0x0267	COUNTS_L	[7:0]	DRIVESIDE3_	-		LED_ NUM_INT		[6:0]		4	0x0101	R/
0x0267	COUNTS_L		DRIVESIDE3_				_L[7:0]	[6:0]		4	0x0101	R/
	COUNTS_L PERIOD_L	[15:8]	DRIVESIDE3_L	served	MOD_	NUM_INT	_L[7:0] AT_L[7:0]	[6:0]	MIN_PE	RIOD_L[9:8]	0x0101 0x0000	
		[15:8] [7:0]	DRIVESIDE3_L		MOD_	NUM_INT	_L[7:0] AT_L[7:0] Res		MIN_PE	RIOD_L[9:8]		
0x0268		[15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L		MOD_	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC	L[7:0]  AT_L[7:0]  Res  DD_L[7:0]		MIN_PE	RIOD_L[9:8]		R/
0x0268	PERIOD_L	[15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L		MOD_	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]		MIN_PE	RIOD_L[9:8]	0x0000	R/
0x0268 0x0269	PERIOD_L  LED_PULSE_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L	served		NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI	C_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]	served			0x0000 0x0210	R/
0x0268 0x0269	PERIOD_L  LED_PULSE_L  INTEG_	[15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	served	MOD_*	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C	served	MIN_PE		0x0000	R/
0x0268 0x0269	PERIOD_L  LED_PULSE_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	Served CH2_	AMP_DISABL	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI	C_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L	Served CH1_A	MP_DISAE		0x0000 0x0210	R/
0x0268 0x0269 0x026A	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	CH2_ DUNT_L[1:0]		NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTE	cerved  CH1_A  G_WIDTH_L[	MP_DISAE		0x0000 0x0210 0x0003	R/'
0x0268 0x0269 0x026A	PERIOD_L  LED_PULSE_L  INTEG_	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	Served CH2_	AMP_DISABL	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIO LED_WIDT LED_OFFSI E_L[2:0]	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTE  INTEG_	Served CH1_A	MP_DISAE		0x0000 0x0210	R/'
0x0268 0x0269 0x026A 0x026B	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	CH2_ DUNT_L[1:0]	AMP_DISABL	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIO LED_WIDT LED_OFFSI E_L[2:0]	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTE  INTEG_  SET_L[7:0]	cerved  CH1_A  G_WIDTH_L[	MP_DISAE		0x0000 0x0210 0x0003 0x1410	R/R/R/R/
0x0268 0x0269 0x026A 0x026B	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	CH2_ DUNT_L[1:0]	AMP_DISABL	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  TH_L[7:0]	cerved  CH1_A  G_WIDTH_L[	MP_DISAE		0x0000 0x0210 0x0003	R/' R/' R/'
0x0268 0x0269 0x026A 0x026B 0x026C	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res	CH2_ DUNT_L[1:0] Reserved	AMP_DISABL	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIO LED_WIDT LED_OFFSI E_L[2:0]	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  TH_L[7:0]	CH1_A EG_WIDTH_L[ FINE_OFFSET	MP_DISAE 4:0] _L[4:0]	BLE_L[2:0]	0x0000 0x0210 0x0003 0x1410 0x0100	R/ R/ R/ R/
0x0268 0x0269 0x026A 0x026B 0x026C	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res	CH2_ DUNT_L[1:0] Reserved	AMP_DISABL Reserved	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  TH_L[7:0]	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA	MP_DISAE 4:0] _L[4:0] BLE_L[3:0]	8LE_L[2:0]	0x0000 0x0210 0x0003 0x1410	R/ R/ R/ R/ R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA	AMP_DISABL	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIO LED_WIDT LED_OFFSI E_L[2:0]  INTEG_OFFS MOD_WIDT MOD_OFFS	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  TH_L[7:0]  ET_L[7:0]	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA REVERSE_IN	MP_DISAE 4:0] _L[4:0]  BLE_L[3:0]  TEG_L[3:0	8LE_L[2:0]	0x0000  0x0210  0x0003  0x1410  0x0100  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC	CH2_ DUNT_L[1:0] Reserved	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIO LED_WIDT LED_OFFSI E_L[2:0]  INTEG_OFFS MOD_WIDT MOD_OFFS	T_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA	MP_DISAE 4:0] _L[4:0]  BLE_L[3:0]  TEG_L[3:0	8LE_L[2:0]	0x0000 0x0210 0x0003 0x1410 0x0100	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  DUST_L[7:0]	CH1_A  G_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]	MP_DISAB 4:0] _L[4:0] BLE_L[3:0] ITEG_L[3:0	8LE_L[2:0]	0x0000  0x0210  0x0003  0x1410  0x0100  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  DUST_L[7:0]	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA REVERSE_IN	MP_DISAB 4:0] _L[4:0] BLE_L[3:0] ITEG_L[3:0	8LE_L[2:0]	0x0000  0x0210  0x0003  0x1410  0x0100  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA served	Reserved  RESERV	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  G_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]	MP_DISAB 4:0] _L[4:0] BLE_L[3:0] ITEG_L[3:0	8LE_L[2:0]	0x0000  0x0210  0x0003  0x1410  0x0100  0x0000  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA served	Reserved  RESERV	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  G_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]	MP_DISAB 4:0] _L[4:0] BLE_L[3:0] ITEG_L[3:0	8LE_L[2:0]	0x0000  0x0210  0x0003  0x1410  0x0100  0x0000  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026C 0x026D 0x026F	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L  DATA_	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA Served  Reserved	Reserved  RESERV	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS  CH1_ADC_AD	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  G_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN DJUST_L[13:8]	MP_DISAB 4:0] _L[4:0] BLE_L[3:0] ITEG_L[3:0	BLE_L[2:0]	0x0000  0x0210  0x0003  0x1410  0x0100  0x0000  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E 0x026F	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L  ADC_OFF2_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA Served  Reserved	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS  CH1_ADC_AD  CH2_ADC_AD  [4:0]	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]	MP_DISAE 4:0] _L[4:0] BLE_L[3:0] ITEG_L[3:0	BLE_L[2:0] ] L[2:0]	0x0000  0x0210  0x0210  0x0003  0x1410  0x0100  0x0000  0x0000  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E 0x026F	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L  DATA_	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_ DUNT_L[1:0] Reserved  LED_DISA SUBTRA Served  Reserved	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFS MOD_WIDT MOD_OFFS  CH1_ADC_AD  CH2_ADC_AD  [4:0]	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]  DJUST_L[13:8]	MP_DISAE 4:0] _L[4:0]  BLE_L[3:0]  TEG_L[3:0	BLE_L[2:0] ] L[2:0] _L[2:0]	0x0000  0x0210  0x0210  0x0003  0x1410  0x0100  0x0000  0x0000  0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0267 0x0268 0x0269 0x026A 0x026B 0x026C 0x026C 0x026F 0x0270 0x0270	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L  ADC_OFF2_L  DATA_ FORMAT_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_DUNT_L[1:0] Reserved  LED_DISA SUBTRA Served  Reserved  D/	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]  (ARK_SHIFT_L  Reserved	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFSI MOD_WIDT MOD_OFFSI CH1_ADC_AD [4:0] [4:0]	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]  DJUST_L[13:8]  SIG  DECIM	MP_DISAB 4:0] _L[4:0]  BLE_L[3:0]  ITEG_L[3:0]  ARK_SIZE_ NAL_SIZE ATE_FACT	BLE_L[2:0]  ]  L[2:0]  L[2:0]  OR_L[6:4]	0x0000 0x0210 0x0210 0x0003 0x1410 0x0100 0x0000 0x0000 0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E 0x026F 0x0270	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L  ADC_OFF2_L  DATA_ FORMAT_L  DECIMATE_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_DUNT_L[1:0] Reserved  LED_DISA SUBTRA Served  Reserved  D/	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]  (ARK_SHIFT_L	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFSI MOD_WIDT MOD_OFFSI CH1_ADC_AD CH2_ADC_AD [4:0] [4:0]	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]  DJUST_L[13:8]	MP_DISAB 4:0] _L[4:0]  BLE_L[3:0]  ITEG_L[3:0]  ARK_SIZE_ NAL_SIZE ATE_FACT	] L[2:0] _L[2:0] OR_L[6:4]	0x0000 0x0210 0x0210 0x0003 0x1410 0x0100 0x0000 0x0000 0x0000 0x0000	R/   R/   R/   R/   R/   R/   R/   R/
0x0268 0x0269 0x026A 0x026B 0x026C 0x026D 0x026E 0x026F	PERIOD_L  LED_PULSE_L  INTEG_ SETUP_L  INTEG_OS_L  MOD_ PULSE_L  PATTERN_L  ADC_OFF1_L  ADC_OFF2_L  DATA_ FORMAT_L	[15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0] [15:8] [7:0]	DRIVESIDE3_L  Res  SINGLE_INTEG_L  ADC_CC  Res  ZERO_	CH2_DUNT_L[1:0] Reserved  LED_DISA SUBTRA Served  Reserved  D/	AMP_DISABL  Reserved  ABLE_L[3:0]  CT_L[3:0]  (ARK_SHIFT_L  Reserved	NUM_INT NUM_REPE TYPE_L[1:0] MIN_PERIC LED_WIDT LED_OFFSI E_L[2:0] INTEG_OFFSI MOD_WIDT MOD_OFFSI CH1_ADC_AD [4:0] [4:0]	T_L[7:0]  AT_L[7:0]  AT_L[7:0]  Res  DD_L[7:0]  H_L[7:0]  ET_L[7:0]  AFE_INT_C  BUF_L  INTEG_  SET_L[7:0]  FH_L[7:0]  ET_L[7:0]  CH1_ADC_AI  JUST_L[7:0]  CH2_ADC_AI	CH1_A  EG_WIDTH_L[ FINE_OFFSET  MOD_DISA  REVERSE_IN  DJUST_L[13:8]  DJUST_L[13:8]  SIG  DECIM	MP_DISAB 4:0] _L[4:0]  BLE_L[3:0]  ITEG_L[3:0]  ARK_SIZE_ NAL_SIZE ATE_FACT	BLE_L[2:0]  ]  L[2:0]  L[2:0]  OR_L[6:4]	0x0000 0x0210 0x0210 0x0003 0x1410 0x0100 0x0000 0x0000 0x0000	R/   R/   R/   R/   R/   R/   R/   R/

Rev. A | Page 55 of 82

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x0274	DIGINT_	[15:8]				DARK2_OFFS	ET_L[8:1]	•		"	0x2306	R/W
	DARK_L	[7:0]	DARK2_ OFFSET_L[0]			DARK	1_OFFSET_L[6	5:0]				
0x0275	THRESH_	[15:8]				Reserv	ed				0x0000	R/W
	CFG_L	[7:0]	THRESH1_ CHAN_L	THRESH1_ DIR_L	THRESH1	_TYPE_L[1:0]	THRESHO_ CHAN_L	THRESHO_ DIR_L	THRESHO	)_TYPE_L[1:0]		
0x0276	THRESH0_L	[15:8]		Reserved			THRES	H0_SHIFT_L	[4:0]		0x0000	R/W
		[7:0]			-	THRESHO_VAL	_UE_L[7:0]					
0x0277	THRESH1_L	[15:8]		Reserved			THRES	H1_SHIFT_L	[4:0]	,	0x0000	R/W
		[7:0]				THRESH1_VAL	_UE_L[7:0]					



# REGISTER DETAILS GLOBAL CONFIGURATION REGISTERS

**Table 26. Global Configuration Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x000D		[15:0]	TIMESLOT_PERIOD_L	Lower 16 bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) ÷ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator.	0x2710	
0x000E	TS_FREQH	[15:7]	Reserved	Reserved.	0x0	R
		[6:0]	TIMESLOT_PERIOD_H	Upper seven bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) ÷ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator.	0x0	R/W
0x000F	SYS_CTL	15	SW_RESET	Software reset. Write 1 to this bit to assert a software reset, which stops all AFE operations and resets the device to its default values. Software reset does not reset the SPI or I <sup>2</sup> C port.	0x0	R/W
		[14:10]	Reserved	Reserved.	0x0	R
		[9:8]	ALT_CLOCKS	External clock select.	0x0	R/W
				00: use internal low frequency oscillator and high frequency oscillator.		
				01: use external low frequency oscillator.		
				02: use external high frequency oscillator and internal low frequency oscillator.		
				03: use external high frequency oscillator and generate low frequency oscillator from high frequency oscillator.		
	[	[7:6]	ALT_CLK_GPIO	Alternate clock GPIO select.	0x0	R/W
				00: use GPIO0 for alternate clock.		
				01: use GPIO1 for alternate clock.		
				10: use GPIO2 for alternate clock.		
				11: use GPIO3 for alternate clock.		
		[5:3]	Reserved	Write 0x0.	0x0	R/W
		2	LFOSC_SEL	Selects low frequency oscillator. This bit selects between the 32 kHz and 1 MHz low speed oscillator.	0x0	R/W
				0: use the 32 kHz oscillator as the low frequency clock.		
		1	OCC 1M FN	1: use the 1 MHz oscillator as the low frequency clock.	00	D //A/
			OSC_1M_EN	Enable 1 MHz low frequency oscillator. This bit turns on the 1 MHz low frequency oscillator, which must be left running during all operations while using this oscillator.	0x0	R/W
		0	OSC_32K_EN	Enable 32 kHz low frequency oscillator. This bit turns on the 32 kHz low frequency oscillator, which must be left running during all operations while using this oscillator.	0x0	R/W
0x0010	OPMODE	[15:12]	Reserved	Reserved.	0x0	R
		[11:8]	TIMESLOT_EN	Time slot enable control.	0x0	R/W
				0000: Time Slot Sequence A only.		
				0001: Time Slot Sequence AB.		
				0010: Time Slot Sequence ABC.		
				0011: Time Slot Sequence ABCD.		
				0100: Time Slot Sequence ABCDE.		
				0101: Time Slot Sequence ABCDEF.		
				0110: Time Slot Sequence ABCDEFG.		
				0111: Time Slot Sequence ABCDEFGH.		
				1000: Time Slot Sequence ABCDEFGHI.		
				1001: Time Slot Sequence ABCDEFGHIJ.		
				1010: Time Slot Sequence ABCDEFGHIJK.		
				1011: Time Slot Sequence ABCDEFGHIJKL.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
		[7:1]	Reserved	Reserved.	0x0	R
		0	OP_MODE	Operating mode selection.	0x0	R/W
				0: standby.		
				1: go mode. Operate selected time slots.		
0x0020	INPUT_SLEEP	[15:12]	INP_SLEEP_78	Input pair sleep state for IN7 and IN8 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN7 to IN8. Only if PAIR78 is set to 1.		
				0x2: IN7 and IN8 connected to VC1. Also shorted together if PAIR78		
				is set to 1.		
				0x3: IN7 and IN8 connected to VC2. Also shorted together if PAIR78 is set to 1.		
				0x4: IN7 connected to VC1. IN8 floating.		
				0x5: IN7 connected to VC1. IN8 connected to VC2.		
				0x6: IN7 connected to VC2. IN8 floating.		
				0x7: IN7 connected to VC2. IN8 connected to VC1.		
				0x8: IN7 floating. IN8 connected to VC1.		
				0x9: IN7 floating. IN8 connected to VC2.		
		[11:8]	INP_SLEEP_56	Input pair sleep state for IN5 and IN6 inputs.	0x0	R/W
		[11.0]	SEEE! _50	0x0: both inputs float.	Ono	1,7,7,7
				0x1: floating short of IN5 to IN6. Only if PAIR56 is set to 1.		
				0x2: IN5 and IN6 connected to VC1. Also shorted together if PAIR56		
				is set to 1.		
		1000		0x3: IN5 and IN6 connected to VC2. Also shorted together if PAIR78		
				is set to 1.		
				0x4: IN5 connected to VC1. IN6 floating.		
				0x5: IN5 connected to VC1. IN6 connected to VC2.		
				0x6: IN5 connected to VC2. IN6 floating.		
				0x7: IN5 connected to VC2. IN6 connected to VC1.		
				0x8: IN5 floating. IN6 connected to VC1.		
		F= 43	UVD GUTTE AL	0x9: IN5 floating. IN6 connected to VC2.		2 211
		[7:4]	INP_SLEEP_34	Input pair sleep state for IN3 and IN4 inputs.	0x0	R/W
		1/		0x0: both inputs float.		
				0x1: floating short of IN3 to IN4. Only if PAIR34 is set to 1.		
				0x2: IN3 and IN4 connected to VC1. Also shorted together if PAIR34 is set to 1.		
				0x3: IN3 and IN4 connected to VC2. Also shorted together if PAIR34		
				is set to 1.		
				0x4: IN3 connected to VC1. IN4 floating.		
				0x5: IN3 connected to VC1. IN4 connected to VC2.		
				0x6: IN3 connected to VC2. IN4 floating.		
				0x7: IN3 connected to VC2. IN4 connected to VC1.		
				0x8: IN3 floating. IN4 connected to VC1.	V	
				0x9: IN3 floating. IN4 connected to VC2.		
		[3:0]	INP_SLEEP_12	Input pair sleep state for IN1 and IN2 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN1 to IN2. Only if PAIR12 is set to 1.		
				0x2: IN1 and IN2 connected to VC1. Also shorted together if PAIR12		
				is set to 1.		
				0x3: IN1 and IN2 connected to VC2. Also shorted together if PAIR12		
				is set to 1.		
				0x4: IN1 connected to VC1. IN2 floating.		
				0x5: IN1 connected to VC1. IN2 connected to VC2.		
				0x6: IN1 connected to VC2. IN2 floating.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
				0x7: IN1 connected to VC2. IN2 connected to VC1.		
				0x8: IN1 floating. IN2 connected to VC1.		
				0x9: IN1 floating. IN2 connected to VC2.		
0x0021	INPUT_CFG	[15:8]	Reserved	Reserved.	0x0	R
		[7:6]	VC2_SLEEP	VC2 sleep state.	0x0	R/W
				0: VC2 set to AVDD during sleep.		
				1: VC2 set to ground during sleep.		
				10: VC2 floating during sleep.		
		[5:4]	VC1_SLEEP	VC1 sleep state.	0x0	R/W
				0: VC1 set to AVDD during sleep.		
				1: VC1 set to ground during sleep.		
				10: VC1 floating during sleep.		
		3	PAIR78	Input pair configuration.	0x0	R/W
				0: IN7 and IN8 configured as two single-ended inputs.		
				1: IN7 and IN8 configured as a differential pair.		
		2	PAIR56	Input pair configuration.	0x0	R/W
				0: IN5 and IN6 configured as two single-ended inputs.		
				1: IN5 and IN6 configured as a differential pair.		
		1	PAIR34	Input pair configuration.	0x0	R/W
				0: IN3 and IN4 configured as two single-ended inputs.		
				1: IN3 and IN4 configured as a differential pair.		
		0	PAIR12	Input pair configuration.	0x0	R/W
				0: IN1 and IN2 configured as two single-ended inputs.		
				1: IN1 and IN2 configured as a differential pair.		

#### **INTERRUPT STATUS AND CONTROL REGISTERS**

Table 27. Interrupt Status and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x0000	FIFO_STATUS	15	CLEAR_FIFO	Clear FIFO. Write a 1 to empty the FIFO while the FIFO is not being accessed. This resets FIFO_BYTE_COUNT and clears the INT_FIFO_OFLOW, INT_FIFO_UFLOW, and INT_FIFO_TH status bits.	0x0	R/W1C
		14	INT_FIFO_UFLOW	FIFO underflow error. This bit is set when the FIFO is read while empty. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared using the CLEAR_FIFO bit.	0x0	R/W1C
		13	INT_FIFO_OFLOW	FIFO overflow error. This bit is set when data was not written to the FIFO due to lack of space. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared with the CLEAR_FIFO bit.	0x0	R/W1C
		[12:11]	Reserved	Reserved.	0x0	R
		[10:0]	FIFO_BYTE_COUNT	This field indicates the number of bytes in the FIFO.	0x0	R
0x0001	INT_STATUS_DATA	15	INT_FIFO_TH	FIFO_TH interrupt status. This bit is set during a FIFO write when the number of bytes in the FIFO exceeds the FIFO_TH register value. Write 1 to this bit to clear this interrupt. This bit can also be automatically cleared when the FIFO_DATA register is read if the INT_ACLEAR_FIFO bit is set.	0x0	R/W1C
		[14:12]	Reserved	Reserved.	0x0	R
		11	INT_DATA_L	Time Slot L data register interrupt status. This bit is set every time the Time Slot L data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot L data registers are read if the INT_ACLEAR_DATA_L bit is set.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		10	INT_DATA_K	Time Slot K data register interrupt status. This bit is set every time the Time Slot K data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot K data registers are read if the INT_ACLEAR_DATA_K bit is set.	0x0	R/W1C
		9	INT_DATA_J	Time Slot J data register interrupt status. This bit is set every time the Time Slot J data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot J data registers are read if the INT_ACLEAR_DATA_J bit is set.	0x0	R/W1C
		8	INT_DATA_I	Time Slot I data register interrupt status. This bit is set every time the Time Slot I data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot I data registers are read if the INT_ACLEAR_DATA_I bit is set.	0x0	R/W1C
		7	INT_DATA_H	Time Slot H data register interrupt status. This bit is set every time the Time Slot H data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot H data registers are read if the INT_ACLEAR_DATA_H bit is set.	0x0	R/W1C
		6	INT_DATA_G	Time Slot G data register interrupt status. This bit is set every time the Time Slot G data registers are updated.  Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot G data registers are read if the INT_ACLEAR_DATA_G bit is set.	0x0	R/W1C
		5	INT_DATA_F	Time Slot F data register interrupt status. This bit is set every time the Time Slot F data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot F data registers are read if the INT_ACLEAR_DATA_F bit is set.	0x0	R/W1C
		4	INT_DATA_E	Time Slot E data register interrupt status. This bit is set every time the Time Slot E data registers are updated.  Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot E data registers are read if the INT_ACLEAR_DATA_E bit is set.	0x0	R/W1C
		3	INT_DATA_D	Time Slot D data register interrupt status. This bit is set every time the Time Slot D data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot D data registers are read if the INT_ACLEAR_DATA_D bit is set.	0x0	R/W1C
		2	INT_DATA_C	Time Slot C data register interrupt status. This bit is set every time the Time Slot C data registers are updated.  Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot C data registers are read if the INT_ACLEAR_DATA_C bit is set.	0x0	R/W1C
		1	INT_DATA_B	Time Slot B data register interrupt status. This bit is set every time the Time Slot B data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot B data registers are read if the INT_ACLEAR_DATA_B bit is set.	0x0	R/W1C
		0	INT_DATA_A	Time Slot A data register interrupt status. This bit is set every time the Time Slot A data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot A data registers are read if the INT_ACLEAR_DATA_A bit is set.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x0002	INT_STATUS_LEV0	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_LEVO_L	Time Slot L Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		10	INT_LEVO_K	Time Slot K Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		9	INT_LEVO_J	Time Slot J Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		8	INT_LEVO_I	Time Slot I Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		7	INT_LEVO_H	Time Slot H Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		6	INT_LEVO_G	Time Slot G Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		5	INT_LEVO_F	Time Slot F Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		4	INT_LEVO_E	Time Slot E Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		3	INT_LEVO_D	Time Slot D Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		2	INT_LEVO_C	Time Slot C Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		1	INT_LEVO_B	Time Slot B Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		0	INT_LEVO_A	Time Slot A Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
0x0003	INT_STATUS_LEV1	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_LEV1_L	Time Slot L Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		10	INT_LEV1_K	Time Slot K Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		9	INT_LEV1_J	Time Slot J Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		8	INT_LEV1_I	Time Slot I Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		7	INT_LEV1_H	Time Slot H Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		6	INT_LEV1_G	Time Slot G Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		5	INT_LEV1_F	Time Slot F Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		4	INT_LEV1_E	Time Slot E Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		3	INT_LEV1_D	Time Slot D Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		2	INT_LEV1_C	Time Slot C Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		1	INT_LEV1_B	Time Slot B Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		0	INT_LEV1_A	Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
0x0007	INT_ACLEAR	15	INT_ACLEAR_FIFO	FIFO threshold interrupt autoclear enable. Set this bit to enable automatic clearing of the FIFO_TH interrupt each time the FIFO is read.	0x1	R/W
		[14:12]	Reserved	Reserved.	0x0	R
		11	INT_ACLEAR_DATA_L	Time Slot L interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_L interrupt each time the Time Slot L data registers are read.	0x1	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		10	INT_ACLEAR_DATA_K	Time Slot K interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_K interrupt each time the Time Slot K data registers are read.	0x1	R/W
		9	INT_ACLEAR_DATA_J	Time Slot J interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_J interrupt each time the Time Slot J data registers are read.	0x1	R/W
		8	INT_ACLEAR_DATA_I	Time Slot I interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_I interrupt each time the Time Slot I data registers are read.	0x1	R/W
		7	INT_ACLEAR_DATA_H	Time Slot H interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_H interrupt each time the Time Slot H data registers are read.	0x1	R/W
		6	INT_ACLEAR_DATA_G	Time Slot G interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_G interrupt each time the Time Slot G data registers are read.	0x1	R/W
		5	INT_ACLEAR_DATA_F	Time Slot F interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_F interrupt each time the Time Slot F data registers are read.	0x1	R/W
		4	INT_ACLEAR_DATA_E	Time Slot E interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_E interrupt each time the Time Slot E data register is read.	0x1	R/W
		3	INT_ACLEAR_DATA_D	Time Slot D interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_D interrupt each time the Time Slot D data registers are read.	0x1	R/W
		2	INT_ACLEAR_DATA_C	Time Slot C interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_C interrupt each time the Time Slot C data registers are read.	0x1	R/W
		1	INT_ACLEAR_DATA_B	Time Slot B interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_B interrupt each time the Time Slot B data registers are read.	0x1	R/W
		0	INT_ACLEAR_DATA_A	Time Slot A interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_A interrupt each time the Time Slot A data registers are read.	0x1	R/W
0x0014	INT_ENABLE_XD	15	INTX_EN_FIFO_TH	INT_FIFO_TH interrupt enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt X.	0x0	R/W
	/	14	INTX_EN_FIFO_UFLOW	INT_FIFO_UFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt X.	0x0	R/W
		13	INTX_EN_FIFO_OFLOW	INT_FIFO_OFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt X.	0x0	R/W
		12	Reserved	Reserved.	0x0	R
		11	INTX_EN_DATA_L	INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_DATA_K	INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_DATA_J	INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_DATA_I	INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_DATA_H	INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_DATA_G	INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_DATA_F	INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_DATA_E	INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		3	INTX_EN_DATA_D	INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_DATA_C	INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_DATA_B	INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_DATA_A	INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt X.	0x0	R/W
0x0015	INT_ENABLE_YD	15	INTY_EN_FIFO_TH	INT_FIFO_TH Interrupt Enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt Y.	0x0	R/W
		14	INTY_EN_FIFO_UFLOW	INT_FIFO_UFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt Y.	0x0	R/W
		13	INTY_EN_FIFO_OFLOW	INT_FIFO_OFLOW Interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt Y.	0x0	R/W
		12	Reserved	Reserved.	0x0	R
		11	INTY_EN_DATA_L	INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_DATA_K	INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_DATA_J	INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_DATA_I	INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_DATA_H	INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_DATA_G	INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_DATA_F	INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_DATA_E	INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_DATA_D	INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_DATA_C	INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_DATA_B	INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_DATA_A	INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt Y.	0x0	R/W
0x0016	INT_ENABLE_XL0	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_LEVO_L	INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_LEV0_K	INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_LEV0_J	INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_LEVO_I	INT_LEVO_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_LEVO_H	INT_LEVO_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_LEV0_G	INT_LEV0_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_LEV0_F	INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access
		4	INTX_EN_LEVO_E	INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_LEV0_D	INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_LEV0_C	INT_LEVO_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_LEVO_B	INT_LEVO_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_LEVO_A	INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt X.	0x0	R/W
0x0017	INT_ENABLE_XL1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_LEV1_L	INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_LEV1_K	INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_LEV1_J	INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_LEV1_I	INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_LEV1_H	INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_LEV1_G	INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_LEV1_F	INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_LEV1_E	INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_LEV1_D	INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_LEV1_C	INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_LEV1_B	INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_LEV1_A	INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt X.	0x0	R/W
0x001A	INT_ENABLE_YL0	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_LEVO_L	INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_LEVO_K	INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_LEVO_J	INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_LEVO_I	INT_LEVO_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_LEVO_H	INT_LEV0_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_LEV0_G	INT_LEV0_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_LEV0_F	INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_LEV0_E	INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_LEV0_D	INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt Y.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		2	INTY_EN_LEVO_C	INT_LEV0_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_LEV0_B	INT_LEV0_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_LEV0_A	INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt Y.	0x0	R/W
0x001B	INT_ENABLE_YL1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_LEV1_L	INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_LEV1_K	INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_LEV1_J	INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_LEV1_I	INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_LEV1_H	INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_LEV1_G	INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_LEV1_F	INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_LEV1_E	INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_LEV1_D	INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_LEV1_C	INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_LEV1_B	INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_LEV1_A	INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt Y.	0x0	R/W
0x001E	FIFO_STATUS_BYTES	[15:6]	Reserved	Reserved.	0x0	R
		5	ENA_STAT_LX	Enable Level 0 and Level 1 interrupt status byte for Time Slot I through Time Slot L. This byte contains the interrupt status for the Level 0 and Level 1 interrupts for Time Slot I through Time Slot L.	0x0	R/W
		4	ENA_STAT_L1	Enable Level 1 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Level 1 interrupts for Time Slot A through Time Slot H.	0x0	R/W
		3	ENA_STAT_L0	Enable Level 0 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for Level Interrupt 0 for Time Slot A through Time Slot H.	0x0	R/W
		2	ENA_STAT_D2	Enable data interrupt status byte for Time Slot I through Time Slot L. This byte contains the data interrupt status for Time Slot I through Time Slot L.	0x0	R/W
		1	ENA_STAT_D1	Enable data interrupt status byte for Time Slot A through Time Slot H. This byte is the data interrupt status for Time Slot A through Time Slot H.	0x0	R/W
		0	ENA_STAT_SUM	Enable status summary byte. When enabled write a status byte containing the summary pattern to the FIFO following the last enabled time slot data.	0x0	R/W

<sup>&</sup>lt;sup>1</sup> R/W1C means write 1 to clear.

#### THRESHOLD SETUP AND CONTROL REGISTERS

Table 28. Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0006	FIFO_TH	[15:8]	Reserved	Reserved.	0x0	R
		[7:0]	FIFO_TH	FIFO interrupt generation threshold. Generate FIFO interrupt during a FIFO write when the number of bytes in the FIFO exceeds this value. The FIFO is 256 bytes. Therefore, the maximum value for FIFO_TH is 0xFF.	0x0	R/W
0x0115	THRESH_CFG_A	[15:8]	Reserved	Reserved.	0x0	R
0x0135	THRESH_CFG_B	7	THRESH1_CHAN_x	Select channel for Level 1 interrupt.	0x0	R/W
0x0155	THRESH_CFG_C			0: use Channel 1.		
0x0175	THRESH_CFG_D			1: use Channel 2.		
0x0195	THRESH_CFG_E	6	THRESH1_DIR_x	Direction of comparison for Level 1 interrupt.	0x0	R/W
0x01B5	THRESH_CFG_F			0: set when below Level 1 interrupt threshold.		
0x01D5	THRESH_CFG_G			1: set when above Level 1 interrupt threshold.		
0x01F5	THRESH_CFG_H	[5:4]	THRESH1_TYPE_x	Type of comparison for Level 1 interrupt.	0x0	R/W
0x0215	THRESH_CFG_I			0: off (no comparison).		
0x0235	THRESH_CFG_J			1: compare to signal.		
0x0255	THRESH_CFG_K			10: compare to dark.		
0x0275	THRESH_CFG_L			11: reserved.		
		3	THRESH0_CHAN_x	Select channel for Level 0 interrupt.	0x0	R/W
				0: use Channel 1.		
				1: use Channel 2.		
		2	THRESH0_DIR_x	Direction of comparison for Level 0 interrupt.	0x0	R/W
				0: set when below Level 0 interr <mark>upt thresh</mark> old.		
				1: set when above Level 0 inter <mark>rupt thresh</mark> old.		
		[1:0]	THRESH0_TYPE_x	Type of comparison for Level 0 interrupt.	0x0	R/W
				0: off (no comparison).		
				1: compare to signal.		
				10: compare to dark.		
				11: reserved.		
0x0116	THRESHO_A	[15:13]	Reserved	Reserved.	0x0	R
0x0136	THRESHO_B	[12:8]	THRESHO_SHIFT_x	Shift for Level 0 interrupt comparison threshold. Shift	0x0	R/W
0x0156	THRESH0_C			THRESHO_VALUE_x by this amount before comparing.		
0x0176	THRESH0_D	[7:0]	THRESHO_VALUE_x	Value for Level 0 interrupt comparison threshold.	0x0	R/W
0x0196	THRESHO_E					
0x01B6	THRESHO_F					
0x01D6	THRESHO_G					
0x01F6	THRESHO_H					
0x0216	THRESHO_I					
0x0236	THRESHO_J					
0x0256	THRESHO_K			FIECTDONI		
0x0276	THRESHO_L	[45 42]		ELEGINONI	2.0	
0x0117	THRESH1_A	[15:13]	Reserved	Reserved.	0x0	R
0x0137	THRESH1_B	[12:8]	THRESH1_SHIFT_x	Shift for Level 1 interrupt comparison threshold. Shift THRESH1_VALUE_x by this amount before comparing.	0x0	R/W
0x0157	THRESH1_C	F= 01	T. 10 E C. 14 . 14 . 1 . 1	, _ , _ ,		2011
0x0177	THRESH1_D	[7:0]	THRESH1_VALUE_x	Value for Level 1 interrupt comparison threshold.	0x0	R/W
0x0197	THRESH1_E					
0x01B7	THRESH1_F					
0x01D7	THRESH1_G					
0x01F7	THRESH1_H					
0x0217	THRESH1_I					
0x0237	THRESH1_J					
0x0257	THRESH1_K					
0x0277	THRESH1_L					

#### **CLOCK AND TIMESTAMP SETUP AND CONTROL REGISTERS**

Table 29. Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access	
0x0009	OSC32M	[15:8]	Reserved	Reserved.	0x0	R	
		[7:0]	OSC_32M_FREQ_ADJ	High frequency oscillator frequency control. 0x00 is the lowest frequency, and 0xFF is maximum frequency.	0x90	R/W	
0x000A	OSC32M_CAL	15	OSC_32M_CAL_START	Start high frequency oscillator calibration cycle. Writing a 1 to this bit causes the high frequency oscillator calibration cycle to occur. 32 MHz oscillator cycles are counted during 128 low frequency oscillator cycles if using the 1 MHz low frequency oscillator, or 32 low frequency oscillator cycles if using the 32 kHz low frequency oscillator. The OSC_32M_CAL_COUNT his field in redated with the count. The olibertic circuit along	0x0	R/W	
					bit field is updated with the count. The calibration circuit clears the OSC_32M_CAL_START bit when the calibration cycle is completed.		
		[14:0]	OSC_32M_CAL_COUNT	High frequency oscillator calibration count. This bit field contains the total number of 32 MHz cycles that occurred during the last high frequency oscillator calibration cycle.	0x0	R	
0x000B	OSC1M	[15:10]	Reserved	Reserved.	0x0	R	
		[9:0]	OSC_1M_FREQ_ADJ	Low frequency oscillator frequency control. 0x000 is the lowest frequency, and 0x3FF is maximum frequency.	0x2B2	R/W	
0x000C	OSC32K	15	CAPTURE_TIMESTAMP	Enable time stamp capture. This bit field is used to activate the time stamp capture function. When set, the next rising edge on the time stamp input (defaults to GPIO0) causes a time stamp capture. This bit field is cleared when the time stamp occurs.	0x0	R/W	
		[14:6]	Reserved	Reserved.	0x0	R	
		[5:0]	OSC_32K_ADJUST	32 kHz oscillator trim. 00 0000: maximum frequency. 01 0010: default frequency. 11 1111: minimum frequency.	0x12	R/W	
0x0011	STAMP_L	[15:0]	TIMESTAMP_COUNT_L	Count at last time stamp. Lower 16 bits.	0x0	R	
0x0012	STAMP_H	[15:0]	TIMESTAMP_COUNT_H	Count at last time stamp. Upper 16 bits.	0x0	R	
0x0013	STAMPDELTA	[15:0]	TIMESTAMP_SLOT_DELTA	Count remaining until next time slot start.	0x0	R	



#### **SYSTEM REGISTERS**

#### Table 30. Register Details

Addr	Name	Bits	<b>Bit Name</b>	Description	Reset	Access
8000x0	CHIP_ID	[15:8]	Version	Mask version.	0x0	R
		[7:0]	CHIP_ID	Chip ID.	0xC0	R
0x002E	DATA_HOLD_FLAG	[15:12]	Reserved	Reserved.	0x0	R
		11	HOLD_REGS_L	Prevent update of Time Slot L data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		10	HOLD_REGS_K	Prevent update of time Slot K data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		9	HOLD_REGS_J	Prevent update of Time Slot J data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		8	HOLD_REGS_I	Prevent update of Time Slot I data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		7	HOLD_REGS_H	Prevent Update of Time Slot H data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		6	HOLD_REGS_G	Prevent update of Time Slot G data registers.	0x0	R/W
		1		0: allow data register update.		
				1: hold current contents of data register.		
		5	HOLD_REGS_F	Prevent update of Time Slot F data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		4	HOLD_REGS_E	Prevent update of Time Slot E data registers.	0x0	R/W
			11025_11205_2	0: allow data register update.		
				1: hold current contents of data register.		
		3	HOLD_REGS_D	Prevent update of Time Slot D data registers.	0x0	R/W
				0: allow data register update.		
	,			1: hold current contents of data register.		
		2	HOLD_REGS_C	Prevent update of Time Slot C data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		1	HOLD_REGS_B	Prevent update of Time Slot B data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		0	HOLD_REGS_A	Prevent update of Time Slot A data registers.	0x0	R/W
				0: al <mark>low da</mark> ta register update.		
				1: hold current contents of data register.		
0x00B6	I2C_KEY	[15:12]	I2C_KEY_MATCH	Write the I2C_KEY_MATCH bit field to specify which GPIO pins	0x0	R/W
				must be high to change the slave address. A 0 ignores that		
				specific GPIO input. A 1 selects which GPIO must be high to		
				change the address. Any combination is allowed. Use Bit 12 for		
				GPIO0, Bit 13 for GPIO1, Bit 14 for GPIO2, and Bit 15 for GPIO3.	_	
		[11:0]	I2C_KEY	I <sup>2</sup> C address change key. Must write these bits to 0x4AD to change	0x0	R0/W
				address. Write this bit field at the same time that the I2C_KEY_MATCH bit field is written.		

Data Sheet ADPD4000/ADPD4001

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x00B7	I2C_ADDR	[15:8]		I <sup>2</sup> C key Part 2. Must be written to 0xAD immediately following the write of the I2C_KEY bit field. The GPIO bits as selected in the I2C_KEY_MATCH bit field must also be set high at this time.	0x0	R/W
		[7:1]		I <sup>2</sup> C slave address update field. Write the desired 7-bit slave address along with proper keys to change the I <sup>2</sup> C slave address.	0x24	R/W
		0	Reserved	Reserved.	0x0	R

#### I/O SETUP AND CONTROL REGISTERS

**Table 31. Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0022	GPIO_CFG	[15:14]	GPIO_SLEW	Slew control for GPIO pins.	0x0	R/W
				0: slowest.		
				1: slow.		
				10: fastest.		
				11: fast.		
		[13:12]	GPIO_DRV	Drive control for GPIO pins.	0x0	R/W
				0: medium.		
				1: weak.		
				10: strong.		
				11: strong.		
		[11:9]	GPIO_PIN_CFG3	GPIO3 pin configuration.	0x0	R/W
				000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.	8	
		[8:6]	GPIO_PIN_CFG2	GPIO2 pin configuration.	0x0	R/W
				000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pulldown only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[5:3]	GPIO_PIN_CFG1	GPIO1 pin configuration.	0x0	R/W
		10,0,1		000: disabled (tristate, input buffer off).		1 4 1 1
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[2:0]	GPIO_PIN_CFG0	GPIO0 pin configuration.	0x0	R/W
		[]		000: disabled (tristate, input buffer off).	27.0	
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
			1	100. pan down only normal.	1	<u> </u>

Rev. A | Page 69 of 82

Addr	Name	Bits	Bit Name	Description	Reset	Access
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
0x0023	GPIO01	15	Reserved	Reserved.	0x0	R
		[14:8]	GPIOOUT1	GPIO1 output signal select.	0x0	R/W
				0x00: Output Logic 0.		
				0x01: Output Logic 1.		
				0x02: Interrupt X.		
				0x03: Interrupt Y.		
				0x08: LED1A pulse.		
				0x09: LED1B pulse.		
				0x0A: LED2A pulse.		
		1		0x0B: LED2B pulse.		
				0x0C: LED3A pulse.		
				0x0D: LED3B pulse.		
				0x0E: LED4A pulse.		
				0x0F: LED4B pulse.		
				0x10: any LED pulse.		
				0x11: in sleep state.		
				0x16: low frequency oscillator output.		
				0x17: 32 MHz oscillator output.		
				0x18: 32 MHz oscillator output divided by 32 (1 MHz).		
				0x30: Time Slot A LED pulse.		
				0x31: Time Slot B LED pulse.		
				0x32: Time Slot C LED pulse.		
				0x33: Time Slot D LED pulse.		
				0x34: Time Slot E LED pulse.		
				0x35: Time Slot F LED pulse.		
				0x36: Time Slot G LED pulse.		
				0x37: Time Slot H LED pulse.		
		2		0x38: Time Slot I LED pulse.		
		1		0x39: Time Slot J LED pulse.		
		/		0x3A: Time Slot K LED pulse.		
				0x3B: Time Slot L LED pulse.		
				0x3F: any timeslot LED pulse.	-	
				0x40: Time Slot A modulation pulse.		
				0x41: Time Slot B modulation pulse.		
				0x42: Time Slot C modulation pulse.		
				0x43: Time Slot D modulation pulse.		
					0	
				0x44: Time Slot E modulation pulse.	G	
				0x45. Time Slot1 modulation pulse.		
				0x46: Time Slot G modulation pulse.		
				0x47: Time Slot H modulation pulse.		
				0x48: Time Slot I modulation pulse.		
				0x49: Time Slot J modulation pulse.		
				0x4A: Time Slot K modulation pulse.		
				0x4B: Time Slot L modulation pulse.		
				0x4F: any time slot modulation pulse.		
				0x50: output data cycle occurred in Time Slot A, which is useful		
				when synchronizing an external device to a decimated data rate		
				from the ADPD4000/ADPD4001.		
				0x51: output data cycle occurred in Time Slot B.		
				0x52: output data cycle occurred in Time Slot C.		
				0x53: output data cycle occurred in Time Slot D.		

Rev. A | Page 70 of 82

Addr	Name	Bits	Bit Name	Description	Reset	Acces
				0x54: output data cycle occurred in Time Slot E.		
				0x55: output data cycle occurred in Time Slot F.		
				0x56: output data cycle occurred in Time Slot G.		
				0x57: output data cycle occurred in Time Slot H.		
				0x58: output data cycle occurred in Time Slot I.		
				0x59: output data cycle occurred in Time Slot J.		
				0x5A: output data cycle occurred in Time Slot K.		
				0x5B: output data cycle occurred in Time Slot L.		
				0x5F: output data cycle occurred in any time slot.		
		7	Reserved	Reserved.	0x0	R
		[6:0]	GPIOOUT0	GPIO0 output signal select. Options are identical to those	0x0	R/W
				described in GPIOOUT1.		
0x0024	GPIO23	15	Reserved	Reserved.	0x0	R
		[14:8]	GPIOOUT3	GPIO3 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
	7	Reserved	Reserved.	0x0	R	
		[6:0]	GPIOOUT2	GPIO2 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
0x0025	GPIO_IN	[15:4]	Reserved	Reserved.	0x0	R
		[3:0]	GPIO_INPUT	GPIO input value (if enabled). Read back the value present on any GPIO enabled as an input. Bit 0 is GPIO1, Bit 1 is GPIO1, Bit 2 is GPIO2, and Bit 3 is GPIO3.	0x0	R
0x0026	GPIO_EXT	[15:8]	Reserved	Reserved.	0x0	R
		7	TIMESTAMP_INV	Time stamp trigger invert.	0x0	R/W
				0: time stamp trigger is rising edge.		
				1: time stamp trigger is falling edge.		
		6	TIMESTAMP_ALWAYS_EN	Enable time stamp always on. When set, do not automatically clear CAPTURE_TIMESTAMP. This bit provides an always activated	0x0	R/W
				time stamp.		
		[5:4]	TIMESTAMP_GPIO	Time stamp GPIO select.	0x0	R/W
				0x0: use GPIO0 for time stamp (default).		
				0x1: use GPIO1 for time stamp.		
		1		0x2: use GPIO2 for time stamp.		
				0x3: use GPIO3 for time stamp		
		3	Reserved	Reserved.	0x0	R/W
		2	EXT_SYNC_EN	External sync enable. When enabled, use the GPIO selected by EXT_SYNC_GPIO to trigger samples rather than the period	0x0	R/W
				counter.		
		[1:0]	EXT_SYNC_GPIO	External synchronization GPIO select.	0x0	R/W
				00: use GPIO0 for external synchronization	3	
				01: use GPIO1 for external synchronization.	h.	
				10: use GPIO2 for external synchronization.		
				11: use GPIO3 for external synchronization.		
0x00B4	IO_ADJUST		Reserved	Set to 0x005.	0x005	R/W
		[3:2]	SPI_SLEW	Slew control for SPI pins.	0x0	R/W
				0: slowest.		
				1: slow.		
				10: fastest.		
				11: fast.		
		[1:0]	SPI_DRV	Drive control for SPI pins.	0x0	R/W
				0: medium.		
				1: weak.		
				10: strong.		
				11: strong.		

Rev. A | Page 71 of 83

#### **TIME SLOT CONFIGURATION REGISTERS**

**Table 32. Register Details** 

Addr	2. Register Details Name	Bits	Bit Name	Description	Reset	Access
0x0100	TS_CTRL_A	15	Reserved	Reserved.	0x0	R
0x0100	TS_CTRL_B	14	CH2_EN_x	Channel 2 enable.	0x0	R/W
0x0120	TS_CTRL_C	14	CHZ_LIN_X	0: Channel 2 disabled.	OXO	11/ 44
0x0140	TS_CTRL_D			1: Channel 2 enabled.		
0x0180	TS_CTRL_E	[12,12]	SAMPLE_TYPE_x	Time Slot x sampling type.	0x0	R/W
0x0180	TS_CTRL_E	[13:12]	SAMPLE_ITPE_X	00: standard sampling modes.	UXU	K/VV
0x01A0						
	TS_CTRL_G			01: one-region digital integration mode.		
0x01E0	TS_CTRL_H			10: two-region digital integration mode.		
0x0200	TS_CTRL_I	[11.10]	INDUT D CELECT	11: impulse response mode.	00	D/M/
0x0220	TS_CTRL_J	[11:10]	INPUT_R_SELECT_x	Input resistor (R <sub>IN</sub> ) select.	0x0	R/W
0x0240	TS_CTRL_K			00: 500 Ω.		
0x0260	TS_CTRL_L			01: 6.25 kΩ.		
				10: reserved.		
				11: reserved.		
		[9:0]	TIMESLOT_OFFSET_x	Time Slot x offset in 64 × number of 1 MHz low frequency	0x0	R/W
				oscillator cycles or 2 × number of 32 kHz low frequency oscillator cycles.		
0x0101	TS_PATH_A	[15:12]	PRE_WIDTH_x	Preconditioning duration for Time Slot x. This value is in 2 µs	0x4	R/W
0x0101		[13:12]	PRE_WIDTH_X	increments. A value of 0 skips the preconditioning state.	UX4	K/VV
	TS_PATH_B			Default is 8 µs.		
0x0141	TS_PATH_C	[11.0]	Danasa		00	
0x0161	TS_PATH_D	[11:9]	Reserved	Write 0x0.	0x0	R
0x0181	TS_PATH_E	[8:0]	AFE_PATH_CFG_x	Signal path selection.	0x1DA	R/W
0x01A1	TS_PATH_F			0x1DA:TIA, BPF, integrator, and ADC.		
0x01C1	TS_PATH_G			0x0E6: TIA, integrator, and ADC.		
0x01E1	TS_PATH_H			0x106: TIA and ADC.		
0x0201	TS_PATH_I			0x101: ADC.		
0x0221	TS_PATH_J			0x0E1: buffer and ADC.		
0x0241	TS_PATH_K				200	
0x0261	TS_PATH_L					
0x0102	INPUTS_A	[15:12]	INP78_x	IN7 and IN8 input pair enable.	0x0	R/W
0x0122	INPUTS_B			0000: input pair disabled. IN7 and IN8 disconnected.		
0x0142	INPUTS_C			0001: IN7 connected to Channel 1. IN8 disconnected.		
0x0162	INPUTS_D			0010: IN7 connected to Channel 2. IN8 disconnected.		
0x0182	INPUTS_E			0011: IN7 disconnected. IN8 connected to Channel 1.		
0x01A2	INPUTS_F			0100: IN7 disconnected. IN8 connected to Channel 2.		
0x01C2	INPUTS_G			0101: IN7 connected to Channel 1. IN8 connected to Channel 2.		
0x01E2	INPUTS_H			0110: IN7 connected to Channel 2. IN8 connected to Channel 1.		
0x0202	INPUTS_I			0111: IN7 and IN8 connected to Channel 1. Single-ended or	G	
0x0222	INPUTS_J			differentially based on PAIR78.		
0x0242	INPUTS_K			1000: IN7 and IN8 connected to Channel 2. Single-ended or		
0x0262	INPUTS_L			differentially based on PAIR78.		
		[11:8]	INP56_x	IN5 and IN6 input pair enable.	0x0	R/W
				0000: input pair disabled. IN5 and IN6 disconnected.		
				0001: IN5 connected to Channel 1. IN6 disconnected.		
				0010: IN5 connected to Channel 2. IN6 disconnected.		
				0011: IN5 disconnected. IN6 connected to Channel 1.		
				0100: IN5 disconnected. IN6 connected to Channel 2.		
				0101: IN5 connected to Channel 1. IN6 connected to Channel 2.		

Addr	Name	Bits	Bit Name	Description	Reset	Acces
				0110: IN5 connected to Channel 2. IN6 connected to Channel 1.		
				0111: IN5 and IN6 connected to Channel 1. Single-ended or differentially based on PAIR56.		
				1000: IN5 and IN6 connected to Channel 2. Single-ended or differentially based on PAIR56.		
		[7:4]	INP34_x	IN3 and IN4 input pair enable.	0x0	R/W
				0000: input pair disabled. IN3 and IN4 disconnected.		
				0001: IN3 connected to Channel 1. IN4 disconnected.		
				0010: IN3 connected to Channel 2. IN4 disconnected.		
				0011: IN3 disconnected. IN4 connected to Channel 1.		
				0100: IN3 disconnected. IN4 connected to Channel 2.		
				0101: IN3 connected to Channel 1. IN4 connected to Channel 2.		
				0110: IN3 connected to Channel 2. IN4 connected to Channel 1.		
				0111: IN3 and IN4 connected to Channel 1. Single-ended or differentially based on PAIR34.		
				1000: IN3 and IN4 connected to Channel, Single-ended or differentially based on PAIR34.		
		[3:0]	INP12_x	IN1 and IN2 input pair enable.	0x0	R/W
				0000: input pair disabled. IN1 and IN2 disconnected.		
				0001: IN1 connected to Channel 1. IN2 disconnected.		
				0010: IN1 connected to Channel 2. IN2 disconnected.		
				0011: IN1 disconnected. IN2 connected to Channel 1.		
				0100: IN1 disconnected. IN2 connected to Channel 2.		
			1	0101: IN1 connected to Channel 1. IN2 connected to Channel 2.		
				0110: IN1 connected to Channel 2. IN2 connected to Channel 1.		
				0111: IN1 and IN2 connected to Channel 1. Single-ended or		
				differentially based on PAIR12.	<b>N</b>	
				1000: IN1 and IN2 connected to Channel 2. Single-ended or differentially based on PAIR12.		
)x0103	CATHODE_A	15	Reserved	Reserved.	0x0	R
0x0123		[14:12]	PRECON_x	Precondition value for enabled inputs during Time Slot x. 000: float input(s).	0x0	R/W
)x0163	1 /			001: precondition to VC1.		
x0183				010: precondition to VC2.		
)x01A3				011: precondition to V <sub>ICM</sub> . Used when inputs are configured		
)x01C3				differentially.		
)x01E3	CATHODE_H			100: precondition with TIA input.		
)x0203	CATHODE_I			101: precondition with TIA_VREF.		
)x0223	CATHODE_J			110: precondition by shorting differential pair.		
0x0243	CATHODE_K	[11:10]	VC2_PULSE_x	VC2 pulse control for Time Slot x.	0x0	R/W
)x0263	CATHODE_L			00: no pulsing.		
				01: alternate VC2 on each subsequent Time Slot x.		
				10: pulse to alternate value specified in VC2_ALT_x using		
				modulation pulse.		
		[9:8]	VC2_ALT_x	VC2 alternate pulsed state for Time Slot x.	0x0	R/W
				00: V <sub>DD</sub> .		
				01: TIA_VREF.		
				10: TIA_VREF + 250 mV.		
				11: GND.		
		[7:6]	VC2_SEL_x	VC2 active state for Time Slot x.	0x0	R/W
				00: V <sub>DD</sub> .		
				01: TIA_VREF.		
				10: TIA_VREF + 250 mV.		
			1	11: GND.		

Rev. A | Page 73 of 82

Addr	Name	Bits	Bit Name	Description	Reset	Access
		[5:4]	VC1_PULSE_x	VC1 pulse control for Time Slot x.	0x0	R/W
				00: no pulsing.		
				01: alternate VC1 on each subsequent Time Slot x.		
				10: pulse to alternate value specified in VC1_ALT_x using modulation pulse.		
		[3:2]	VC1_ALT_x	VC1 alternate pulsed state for Time Slot x.	0x0	R/W
				00: V <sub>DD</sub> .		
				01: TIA_VREF.		
				10: TIA_VREF + 250 mV.		
				11: GND.		
		[1:0]	VC1_SEL_x	VC1 active state for Time Slot x.	0x0	R/W
				00: V <sub>DD</sub> .		
				01: TIA_VREF.		
				10: TIA_VREF + 250 mV.		
				11: GND.		
0x0104	AFE TRIM A	[15:13]	Reserved	Write to 0x7.	0x7	R/W
0x0124			AFE_TRIM_INT_x	Set the integrator input resistor when AFE_INT_C_BUF_x = 0.	0x0	R/W
0x0144	V.	[12.11]	7.1. E_11.1111_X	Set the buffer gain when AFE_INT_C_BUF_x = 1	O/LO	10, 11
0x0164				AFE_INT_C_BUF_x = 0		
0x0184			and the second	00: 400  kΩ. $00: gain = 1.$	1	
0x01A4				01: 200 kΩ. 01: gain = 1.		
0x01C4				10: $100 \text{ k}\Omega$ . 10: $gain = 0.7$ .		
0x01E4		1		11: $100 \text{ k}\Omega$ . 11: gain = 0.7.		
0x0204		10	VREF_PULSE_x	TIA_VREF pulse control.	0x0	R/W
0x0204		10	VILLI _I OLSL_X	0: no pulsing.	OXO	11/ VV
0x0224				1: pulse TIA_VREF based on modulation pulse.		
0x0244		[9:8]	AFE_TRIM_VREF_x	Voltage select for TIA_VREF.	0x3	R/W
000204	AI L_INIIVI_L	[9.6]	AI L_INIW_VILL _X	00: TIA_VREF = 1.1385 V.	UXS	11/ VV
				01: TIA_VREF = 1.012 V.		
				10: TIA_VREF = 0.8855 V.		
				11: TIA_VREF = 1.265 V.		
		[7:6]	VREF_PULSE_VAL_x	TIA_VREF pulse alternate value.	0x3	R/W
		[7.0]	VILLI _I OLSL_VIL_X	00: modulate TIA_VREF = 1.1385 V.	OXS	10, 00
				01: modulate TIA_VREF = 1.012 V.		
				10: modulate TIA_VREF = 0.8855 V.		
				11: modulate TIA_VREF = 1.265 V.	_	
		[5:3]	TIA_GAIN_CH2_x	TIA resistor gain setting for Channel 2.	0x0	R/W
		[5.5]	TIT_G/TIT_CTTZ_X	000: 200 kΩ.	0,0	10,00
				001: 100 kΩ.		
				010: 50 kΩ.		
				010: 50 kΩ		
				100: 12.5 kΩ.		
		[2:0]	TIA_GAIN_CH1_x	TIA resistor gain setting for Channel 1.	0x0	R/W
		[]	<b>.</b>	000: 200 kΩ.		
				001: 100 kΩ.		
				010: 50 kΩ.		
				011: 25 kΩ.		
		1	· · · · · · · · · · · · · · · ·			

**Data Sheet** 

## ADPD4000/ADPD4001

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010D	PATTERN_A	[15:12]	LED_DISABLE_x	Four-pulse LED disable pattern. Set to 1 to disable the LED	0x0	R/W
0x012D	PATTERN_B			pulse in the matching position in a group of four pulses. The		
0x014D	PATTERN_C			LSB maps to the first pulse.		
0x016D	PATTERN_D	[11:8]	MOD_DISABLE_x	Four-pulse modulation disable pattern. Set to 1 to disable	0x0	R/W
0x018D	PATTERN_E			the modulation pulse in the matching position in a group of		
0x01AD	PATTERN_F			four pulses. The LSB maps to the first pulse.		
0x01CD	PATTERN_G	[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math	0x0	R/W
0x01ED	PATTERN_H			operation in the matching position in a group of four pulses.		
0x020D	PATTERN_I			The LSB maps to the first pulse.		
0x022D	PATTERN_J	[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the	0x0	R/W
0x024D	PATTERN_K			integrator positive/negative pulse order in the matching		
0x026D	PATTERN_L			position in a group of four pulses. The LSB maps to the first pulse.		
0x0110	DATA_FORMAT_A	[15:11]	DARK_SHIFT_x	Number of bits to shift the dark data to the right before	0x0	R/W
0x0110	DATA_FORMAT_B	[15:11]	DAKK_SHIFT_X	writing to the FIFO for Time Slot x. Selectable between 0 bits	UXU	K/VV
0x0150	DATA_FORMAT_C			and 32 bits.		
0x0130	DATA_FORMAT_D	[10:8]	DARK_SIZE_x	Number of bytes of dark data to be written to the FIFO for	0x0	R/W
0x0170	DATA_FORMAT_E	[10.6]	DANK_SIZE_X	Time Slot x. Selectable between 0 bytes and four bytes.	UXU	IT/ VV
0x0190	DATA_FORMAT_F	[7:3]	SIGNAL_SHIFT_x	Number of bits to shift the signal data to the right before	0x0	R/W
0x01D0	DATA_FORMAT_G	[7.5]	SIGNAL_SITII I_X	writing to the FIFO for Time Slot x. Selectable between 0 bits	UXU	11/ VV
0x01F0	DATA_FORMAT_H			and 32 bits.		
0x0210	DATA_FORMAT_I	[2:0]	SIGNAL_SIZE_x	Number of bytes of signal data to be written to the FIFO for	0x3	R/W
0x0210	DATA_FORMAT_J	[2.0]	SIGIVIL_SIZE_X	Time Slot x. Selectable between 0 bytes and four bytes.	OXS	10,00
0x0250	DATA_FORMAT_K					
0x0270	DATA_FORMAT_L					
0x0112	DECIMATE_A	[15:11]	Reserved	Write 0x0.	0x0	R
0x0132	DECIMATE_B	[10:4]	DECIMATE_FACTOR_X	Decimate sample divider. Output data rate is sample rate ÷	0x0	R/W
0x0152	DECIMATE_C	[]	BECINITALE_FACTOR_X	(DECIMATE_FACTOR_x + 1). Decimate by 1 to 128.	JAC	""
0x0172	DECIMATE_D	[3:0]	DECIMATE_TYPE_x	Decimation type select.	0x0	R/W
0x0192	DECIMATE_E			0: block sum, CIC first order.		1,7,11
0x01B2	DECIMATE_F			1: signal uses CIC second order.		
0x01D2				10: signal uses CIC third order.		
0x01F2	DECIMATE_H			11: signal uses CIC fourth order.		
0x0212	DECIMATE_I			100: reserved.		
0x0232	DECIMATE_J					
0x0252	DECIMATE_K	-				
0x0272	DECIMATE L					

ELECTRONIC

#### **AFE TIMING SETUP REGISTERS**

**Table 33. Register Details** 

Number of ADC cycles or acquisition width. Number of analog 0 integration cycles per ADC conversion or the acquisition width for digital integration and impulse mode. A setting of 0 is not allowed.     Number of ADC cycles or acquisition width for digital integration and impulse mode. A setting of 0 is not allowed.     Number of Sequence repeats. Total number of pulses = NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of Sequence repeats. Total number of pulses = NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of Sequence repeats. Total number of pulses = NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of Sequence repeats. Total number of pulses = NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of Sequence repeats. Total number of pulses = NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of ADC cycles or ACQUIST_DIAL pulse of NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of ADC cycles or ACQUIST_DIAL pulse in the pulse of NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of ADC cycles or ACQUIST_DIAL pulse in the pulse of NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of ADC cycles or ACQUIST_DIAL pulse of NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of ADC cycles or ACQUIST_DIAL pulse of NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.     Number of ADC cycles or ACC counts_tallowed.     Number of ADC cycles or ADC cycles or ADC cylls of 0 is not allowed.     Number of ADC cycles or ADC cylls of 0 is not allowed.     Number of ADC cycles or ADC cylls of 0 is not allowed.     Number of ADC cycles or ADC cylls of 0 is not allowed.     Number of ADC cycles or ADC cylls of 0 is not allowed.     Number of ADC cycles or ADC cylls of 0 is not allowed.     Number of ADC cycles or ADC		
integration cycles per ADC conversion or the acquisition width for digital integration and impulse mode. A setting of 0 is not allowed.	Reset	Access
Ox0147 COUNTS_C OX0167 COUNTS_D OX0187 COUNTS_D OX0187 COUNTS_E OX01A7 COUNTS_E OX01A7 COUNTS_E OX01C7 COUNTS_G OX01E7 COUNTS_G OX01E7 COUNTS_G OX01E7 COUNTS_G OX01E7 COUNTS_G OX01E7 COUNTS_G OX0227 COUNTS_G OX0227 COUNTS_G OX0227 COUNTS_G OX0227 COUNTS_G OX0227 COUNTS_G OX0227 COUNTS_G OX0128 PERIOD_A DX0128 PERIOD_C OX0128 PERIOD_C OX0128 PERIOD_C OX0188 PERIOD_E OX0189 PERIOD_G OX0128 PERIOD_L OX0228 PERIOD_J OX0228 PERIOD_J OX0228 PERIOD_L OX0228 PERIOD_A OX028 PERIOD_A OX	0x1	R/W
According to Counts		
0x0167 COUNTS_D 0x0187 COUNTS_F 0x01A7 COUNTS_F 0x01C7 COUNTS_G 0x01E7 COUNTS_H 0x0227 COUNTS_J 0x0227 COUNTS_J 0x0227 COUNTS_L 0x0227 COUNTS_L 0x0228 PERIOD_D 0x0188 PERIOD_F 0x0168 PERIOD_F 0x0168 PERIOD_B 0x0208 PERIOD_B 0x0208 PERIOD_J 0x0208 PERIOD_L 0x0208 PERIOD_		
NUM_INT_x x NUM_REPEAT_x. A setting of 0 is not allowed.		
0x01C7 COUNTS_G 0x01E7 COUNTS_H 0x0207 COUNTS_J 0x0227 COUNTS_J 0x0227 COUNTS_L 0x0267 COUNTS_L 0x0108 PERIOD_A 0x0128 PERIOD_B 0x0148 PERIOD_C 0x0168 PERIOD_E 0x0168 PERIOD_E 0x0168 PERIOD_E 0x0168 PERIOD_G 0x0168 PERIOD_G 0x0168 PERIOD_G 0x0168 PERIOD_L 0x0168 PERIOD_	0x1	R/W
OX01E7 COUNTS_I OX0227 COUNTS_I OX0227 COUNTS_I OX0227 COUNTS_I OX0227 COUNTS_K OX0267 COUNTS_K OX0267 COUNTS_L  OX0108 PERIOD_B OX01189 PERIOD_C OX0168 PERIOD_D OX0168 PERIOD_D OX0168 PERIOD_E OX0168 PERIOD_E OX0168 PERIOD_B OX0208 PERIOD_B OX0208 PERIOD_U OX0208 PERIOD_U OX0208 PERIOD_U OX0208 PERIOD_U OX0208 PERIOD_L  OX0208 PERIOD_L  OX0208 PERIOD_L  OX010A INTEG_SETUP_A OX010A INTEG_SETUP_B OX010A		
0x0207 COUNTS_I 0x0227 COUNTS_L 0x0267 COUNTS_L 0x0267 COUNTS_L 0x0108 PERIOD_A 0x0128 PERIOD_B 0x0148 PERIOD_C 0x0168 PERIOD_E 0x0168 PERIOD_B 0x0208 PERIOD_I 0x0208 PERIOD_I 0x0228 PERIOD_I 0x0228 PERIOD_I 0x0228 PERIOD_I 0x0228 PERIOD_L 0x0228 PERIOD_		
0x0227 COUNTS_I 0x0247 COUNTS_K 0x0267 COUNTS_K 0x0267 COUNTS_K 0x0128 PERIOD_A 0x0128 PERIOD_B 0x0128 PERIOD_C 0x0108 PERIOD_C 0x0108 PERIOD_D 0x0128 PERIOD_D 0x0108 PERIOD_D 0x0108 PERIOD_C 0x0108 PERIOD_C 0x0108 PERIOD_C 0x0108 PERIOD_E 0x0108 PERIOD_F 0x0108 PERIOD_F 0x0108 PERIOD_G 0x0108 PERIOD_H 0x0108 PERIOD_I 0x0108 PERIOD_L 0x0108 PERIOD_		
0x0247 COUNTS_K       0x0267 COUNTS_L       (COUNTS_L       0x0267 COUNTS_L       0x0108 PERIOD_A COUNTS_L       (15:14) Reserved       0x028       0x0128 PERIOD_B       0x0148 PERIOD_C PERIOD_D       0x0148 PERIOD_E PERIOD_F       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition. No connection modulation.       0x0:TIA is continuously connected to input after precondition.       0x0:TIA is connected to input after precondition.       0x0:TIA is connected to input after preco		
0x0267       COUNTS_L         0x0108       PERIOD_A         0x0128       PERIOD_B         0x0148       PERIOD_C         0x0148       PERIOD_D         0x0168       PERIOD_D         0x0189       PERIOD_E         0x0108       PERIOD_E         0x0108       PERIOD_E         0x0108       PERIOD_H         0x0128       PERIOD_H         0x0208       PERIOD_J         0x0228       PERIOD_L         0x0248       PERIOD_K         0x0268       PERIOD_L         0x0268       PERIOD_L         0x027       PERIOD_L         0x028       PERIOD_L         0x020       PERIOD_L         0x024       PERIOD_L         0x026       PERIOD_L         0x026       PERIOD_L         0x027       PERIOD_L         0x028       PERIOD_L         0x010		
DX0108   PERIOD_A   [15:14]   Reserved   Reserved.   DX0148   PERIOD_B   DX0148   PERIOD_C   DX0148   PERIOD_D   PERIOD_D   DX0148   PERIOD_B   DX0148   PERIOD_E   DX0148   PERIOD_E   DX0148   PERIOD_F   DX0168   PERIOD_G   DX0168   PERIOD_H   DX0168   PERIOD_H   DX0168   PERIOD_L		
0x0128 PERIOD_B 0x0148 PERIOD_C 0x0168 PERIOD_D 0x0188 PERIOD_B 0x0188 PERIOD_E 0x0108 PERIOD_F 0x0108 PERIOD_B 0x0108 PERIOD_G 0x0108 PERIOD_B 0x0228 PERIOD_J 0x0228 PERIOD_J 0x0228 PERIOD_L 0x0248 PERIOD_L 0x0268 PERIOD_L 0x068 PERIOD_L 0x069 PERIOD_		
00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  00: TIA is continuously connected to input after precondition.  01: float type operation. Pulse connection from input to TIA with modulation pulse, floating between pulses.  10: nonfloat type connection modulation. Pulse connection from input to TIA.  00: nonfloat type connection modulation.  02: nonfloat type connection modulation.  03: nonfloat type connection modulation.  04: nonfloat type connection modulation.  05: nonfloat type connection modulation.  05: nonfloat type connection modulation.  05: nonfloat type connection modulation.  06: nonfloat type connection modulation.  06: nonfloat type connection modulation.  07: nonfloat type connection modulation.  07: nonfloat type connection modulation.  08: nonfloat type connection modulation.  09: nonfloat type connection.  09: nonfloat type connection.  00: nonfloat type connec	0x0	R
No connection modulation.	0x0	R/W
Ox0188 PERIOD_E Ox01A8 PERIOD_E Ox01C8 PERIOD_G OX01E8 PERIOD_H OX0208 PERIOD_J OX0228 PERIOD_L OX0268 PERIOD_		
OX01A8 PERIOD_F OX01C8 OX01E8 OPERIOD_H OX0208 PERIOD_J OX0228 PERIOD_L OX0268 PERIOD_L  OX0268 PERIOD_L  OX010A INTEG_SETUP_B OX014A INTEG_SETUP_D OX016A INTEG_SETUP_D  OX016A INTEG_SETUP_B OX016A INTEG_SETUP_E OX016A		
0x01C8 PERIOD_G 0x01E8 PERIOD_H 0x0208 PERIOD_I 0x0228 PERIOD_J 0x0248 PERIOD_L 0x0248 PERIOD_L 0x0268 PERIOD_N 0x0268 PERIOD		
0x01E8 0x0208PERIOD_H PERIOD_Ifrom input to TIA. Connect to precondition value between pulses.0x0228 0x0228 PERIOD_K 0x0268PERIOD_K PERIOD_L[9:0]MIN_PERIOD_X MIN_PERIOD_XMinimum period for pulse repetition in μs. Override for the automatically calculated period. Used in float type operations to set the float time of second and subsequent floats using the formula: Float Time = MIN_PERIOD_x - MOD_WIDTH_x.0x010A 0x012A 0x012A 0x014A 1NTEG_SETUP_C 0x016A15 1NTEG_SETUP_D 1NTEG_SETUP_E 0x01CA 1NTEG_SETUP_F 0x01CA 1NTEG_SETUP_G 0x01EA15 14:12]Use single integrator pulse 0: use both generated integrator clocks. 1: skip the second integrator clock.0x018A 0x018A 1NTEG_SETUP_E 0x01CA 1NTEG_SETUP_G 0x01EA[14:12] 1: band-pass filter. 2: integrator.Amplifier disables for power control. Set the appropriate bit to disable the Channel 2 amplifier in Time Slot x.0x01EA 0x020AINTEG_SETUP_H 1NTEG_SETUP_I1: band-pass filter. 2: integrator.0x020AINTEG_SETUP_I11AFE_INT_C_BUF_xSet to 1 to configure the integrator as a buffer in Time Slot x.		
Ox0208 PERIOD_I Ox0228 PERIOD_K Ox0248 PERIOD_K Ox0268 PERIOD_L  Ox010A INTEG_SETUP_A Ox012A INTEG_SETUP_C Ox016A INTEG_SETUP_D  Ox016A INTEG_SETUP_D  Ox016A INTEG_SETUP_D  Ox016A INTEG_SETUP_B  Ox0		
OX0228 PERIOD_J [11:10] Reserved Reserved.  OX0248 PERIOD_K [9:0] MIN_PERIOD_X Minimum period for pulse repetition in µs. Override for the automatically calculated period. Used in float type operations to set the float time of second and subsequent floats using the formula: Float Time = MIN_PERIOD_x - MOD_WIDTH_x.  OX010A INTEG_SETUP_A OX012A INTEG_SETUP_B OX014A INTEG_SETUP_C INTEG_SETUP_D INTEG_SETUP_D INTEG_SETUP_B OX016A INTEG_SETUP_E OX016A INTEG_SETUP_B OX016A		
Ox0248 Ox0268  PERIOD_K Ox0268  PERIOD_L  Ox010A INTEG_SETUP_A Ox012A INTEG_SETUP_C Ox016A INTEG_SETUP_D INTEG_SETUP_E Ox016A INTEG_SET		
Ox0268 PERIOD_L  automatically calculated period. Used in float type operations to set the float time of second and subsequent floats using the formula: Float Time = MIN_PERIOD_x - MOD_WIDTH_x.  Ox010A INTEG_SETUP_A INTEG_SETUP_B Ox014A INTEG_SETUP_C INTEG_SETUP_C INTEG_SETUP_D INTEG_SETUP_D INTEG_SETUP_E INTEG_SETUP_E Ox016A INTEG_SETUP_E INTEG_SETUP_E Ox016A INTEG_SETUP_E INTEG_SETUP_E INTEG_SETUP_E INTEG_SETUP_E Ox016A INTEG_SETUP_E INTEG_SETUP_E INTEG_SETUP_E INTEG_SETUP_E INTEG_SETUP_E INTEG_SETUP_E Ox016A INTEG_SETUP_E INTEG_SETUP_E Integrator.  Ox018A INTEG_SETUP_E INTEG_SETUP_E Integrator.  Ox016A INTEG_SETUP_E INTEG_SETUP_E Integrator.  Ox016B Integrator clocks.  Ox16B Integrator clocks.  Ox17B Integrator.  Ox017B Int	0x0	R
to set the float time of second and subsequent floats using the formula: Float Time = MIN_PERIOD_x - MOD_WIDTH_x.  Ox010A INTEG_SETUP_A 15 SINGLE_INTEG_x Use single integrator pulse 0: use both generated integrator clocks.  INTEG_SETUP_C 1: skip the second integrator clock.  Ox016A INTEG_SETUP_D [14:12] CH2_AMP_DISABLE_x Amplifier disables for power control. Set the appropriate bit to disable the Channel 2 amplifier in Time Slot x.  Ox018A INTEG_SETUP_E 0: TIA.  Ox01CA INTEG_SETUP_F 1: band-pass filter.  Ox01CA INTEG_SETUP_H 2: integrator.  Ox01EA INTEG_SETUP_H 3: Set to 1 to configure the integrator as a buffer in Time Slot x.	0x0	R/W
formula: Float Time = MIN_PERIOD_x - MOD_WIDTH_x.  0x010A INTEG_SETUP_A 0x012A INTEG_SETUP_B 0x014A INTEG_SETUP_C 0x016A INTEG_SETUP_D [14:12] CH2_AMP_DISABLE_x 0x018A INTEG_SETUP_E 0x01CA INTEG_SETUP_F 0x01CA INTEG_SETUP_H 0x020A INTEG_SETUP_H 0x020A INTEG_SETUP_H 0x020A INTEG_SETUP_H 0x020A INTEG_SETUP_I 11 AFE_INT_C_BUF_x Set to 1 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator as a buffer in Time Slot x. 0 to configure the integrator and the configure the integrator as a buffer in Time Slot x. 0 to configure the integrator and the configure the configure the configure the configure the configure the configuration and the configuration and the configuration and the configuration and the configura		
0x010A       INTEG_SETUP_A       15       SINGLE_INTEG_x       Use single integrator pulse       0         0x012A       INTEG_SETUP_B       0: use both generated integrator clocks.         0x014A       INTEG_SETUP_C       1: skip the second integrator clock.         0x016A       INTEG_SETUP_D       (I4:12)       CH2_AMP_DISABLE_x       Amplifier disables for power control. Set the appropriate bit to disable the Channel 2 amplifier in Time Slot x.       0: TIA.         0x01AA       INTEG_SETUP_F       1: band-pass filter.         0x01CA       INTEG_SETUP_H       2: integrator.         0x01EA       INTEG_SETUP_H         0x020A       INTEG_SETUP_I       11         AFE_INT_C_BUF_x       Set to 1 to configure the integrator as a buffer in Time Slot x.		
0x012A INTEG_SETUP_B 0x014A INTEG_SETUP_C 0x016A INTEG_SETUP_D  1: skip the second integrator clocks.  1: skip the second integrator clock.  2: IT labelled Integrator clocks.  1: skip the second integrator clocks.	0x0	R/W
0x014A       INTEG_SETUP_C       1: skip the second integrator clock.         0x016A       INTEG_SETUP_D       [14:12]       CH2_AMP_DISABLE_x       Amplifier disables for power control. Set the appropriate bit to disable the Channel 2 amplifier in Time Slot x.       0: TIA.         0x01AA       INTEG_SETUP_F       1: band-pass filter.         0x01EA       INTEG_SETUP_H       2: integrator.         0x020A       INTEG_SETUP_I       11         AFE_INT_C_BUF_x       Set to 1 to configure the integrator as a buffer in Time Slot x.       0	JXU	D/ VV
0x016A       INTEG_SETUP_D       [14:12]       CH2_AMP_DISABLE_x       Amplifier disables for power control. Set the appropriate bit to disable the Channel 2 amplifier in Time Slot x.       0         0x018A       INTEG_SETUP_E       0:TIA.         0x01CA       INTEG_SETUP_G       1: band-pass filter.         0x01EA       INTEG_SETUP_H         0x020A       INTEG_SETUP_I       2: integrator.         0x020A       Set to 1 to configure the integrator as a buffer in Time Slot x.       0		
disable the Channel 2 amplifier in Time Slot x.  0x018A INTEG_SETUP_E 0x01AA INTEG_SETUP_F 0x01CA INTEG_SETUP_G 0x01EA INTEG_SETUP_H 0x020A INTEG_SETUP_I  11 AFE_INT_C_BUF_x  Set to 1 to configure the integrator as a buffer in Time Slot x.  0:TIA.  1: band-pass filter.  2: integrator.	0x0	R/W
0x018A INTEG_SETUP_E 0x01AA INTEG_SETUP_F 0x01CA INTEG_SETUP_G 0x01EA INTEG_SETUP_H 0x020A INTEG_SETUP_I  1: band-pass filter. 2: integrator.  Set to 1 to configure the integrator as a buffer in Time Slot x.  0:TIA. 1: band-pass filter. 2: integrator.	JXU	D/ VV
0x01AA INTEG_SETUP_F 0x01CA INTEG_SETUP_G 0x01EA INTEG_SETUP_H 0x020A INTEG_SETUP_I		
0x01CA INTEG_SETUP_G 0x01EA INTEG_SETUP_H 0x020A INTEG_SETUP_I 11 AFE_INT_C_BUF_x Set to 1 to configure the integrator as a buffer in Time Slot x. 0		
0x01EA INTEG_SETUP_H 0x020A INTEG_SETUP_I 11 AFE_INT_C_BUF_x Set to 1 to configure the integrator as a buffer in Time Slot x. 0		
0x020A INTEG_SETUP_I 11 AFE_INT_C_BUF_x Set to 1 to configure the integrator as a buffer in Time Slot x. 0	4	
	0x0	R/W
DXXXXA FINITED DELUCE A THURS I LIBIT AIME DIDABLE X LAMBITIER DISABLES for bower control Det the appropriate bit to 10	0x0	R/W
0x024A INTEG_SETUP_K disable the Channel 1 amplifier in Time Slot x.		.,,,,,
0x026A INTEG_SETUP_L 0:TIA.	U	
1: band-pass filter.		
2: integrator.		
	0x0	R/W
ADC_COUNT + 1.		. 1/ V V
	0x0	R
	0x3	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010B	INTEG_OS_A	[15:13]	Reserved	Reserved.	0x0	R
0x012B	INTEG_OS_B	[12:8]	INTEG_FINE_OFFSET_x	Integrator clock fine offset for Time Slot x in 31.25 ns	0x14	R/W
0x014B	INTEG_OS_C			increments per LSB.		
0x016B	INTEG_OS_D	[7:0]	INTEG_OFFSET_x	Integrator clock coarse offset for Time Slot x in 1 µs increments	0x10	R/W
0x018B	INTEG_OS_E			per LSB.		
0x01AB	INTEG_OS_F					
0x01CB	INTEG_OS_G					
0x01EB	INTEG_OS_H					
0x020B	INTEG_OS_I					
0x022B	INTEG_OS_J					
0x024B	INTEG_OS_K					
0x026B	INTEG_OS_L					
0x010C	MOD_PULSE_A	[15:8]	MOD_WIDTH_x	Modulation pulse width for Time Slot x in $\mu$ s. $0 =$ disable.	0x1	R/W
0x012C	MOD_PULSE_B	[7:0]	MOD_OFFSET_x	Modulation pulse offset for Time Slot x in µs.	0x0	R/W
0x014C	MOD_PULSE_C	[,,0]			07.0	1.7.1
0x016C	MOD_PULSE_D					
0x018C	MOD_PULSE_E	/				
	MOD_PULSE_F					
0x01/C	MOD_PULSE_G					
0x01EC	MOD_PULSE_H					
0x020C	MOD_PULSE_I					
0x020C	MOD_PULSE_J					
0x022C	MOD_PULSE_K					
0x024C	MOD_PULSE_L					
0x0113	DIGINT_LIT_A	[15:9]	Reserved	Reserved.	0x0	R
0x0113	DIGINT_LIT_B	[8:0]	LIT_OFFSET_x	Digital integration mode, acquisition window lit offset in µs for	0x26	R/W
0x0153	DIGINT_LIT_C	[0.0]	LII_OITSLI_X	Time Slot x. Also, impulse response mode offset.	0.20	11/ VV
0x0133	DIGINT_LIT_D			Time Slot X. 7430, Impaise response mode onset.		
0x0173	DIGINT_LIT_E					
0x0193	DIGINT_LIT_F					
0x01D3	DIGINT_LIT_G					
0x01D3	DIGINT_LIT_H					
0x01F3	DIGINT_LIT_I					
0x0213	DIGINT_LIT_J					
0x0253	DIGINT_LIT_K					
0x0233	DIGINT_LIT_L					
0x0273		[15:7]	DARK2 OFFSET x	Digital integration mode, acquisition window Dark Offset 2 for	0,046	D/M
0x0114 0x0134	DIGINT_DARK_A DIGINT_DARK_B	[15:7]	DARKZ_OFFSET_X	Time Slot x in µs.	00046	K/VV
		[6,0]	DARKI OFFCET W		06	D/M
0x0154	DIGINT_DARK_C	[6:0]	DARK1_OFFSET_x	Digital integration mode, acquisition window Dark Offset 1 for Time Slot x in μs.	0x6	R/W
0x0174	DIGINT_DARK_D			THE SECTION OF C	,	
0x0194	DIGINT_DARK_E					
0x01B4	DIGINT_DARK_F					
0x01D4	DIGINT_DARK_G					
0x01F4	DIGINT_DARK_H					
0x0214	DIGINT_DARK_I					
0x0234	DIGINT_DARK_J					
0x0254	DIGINT_DARK_K					
0x0274	DIGINT_DARK_L					

#### **LED CONTROL AND TIMING REGISTERS**

**Table 34. Register Details** 

Table 3	4. Register Detai	IS				
Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0105	LED_POW12_A	15	LED_DRIVESIDE2_x	LED output select for LED2x.	0x0	R/W
0x0125	LED_POW12_B			0: drive LED on Output LED2A.		
0x0145	LED_POW12_C			1: drive LED on Output LED2B.		
0x0165	LED_POW12_D	[14:8]	LED_CURRENT2_x	LED current setting for LED2A or LED2B output. Set to 0 to disable.	0x0	R/W
0x0185	LED_POW12_E			Output current varies monotonically from 2 mA to 200 mA for values		
0x01A5	LED_POW12_F			between 0x01 and 0x7F.		
0x01C5	LED_POW12_G	7	LED_DRIVESIDE1_x	LED output select for LED1x.	0x0	R/W
0x01E5	LED_POW12_H			0: drive LED on Output LED1A.		
0x0205	LED_POW12_I			1: drive LED on Output LED1B.		
0x0225	LED_POW12_J	[6:0]	LED_CURRENT1_x	LED current setting for LED1A or LED1B output. Set to 0 to disable.	0x0	R/W
0x0245	LED_POW12_K			Output current varies monotonically from 2 mA to 200 mA for values		
0x0265	LED_POW12_L			between 0x01 and 0x7F.		
0x0106	LED_POW34_A	15	LED_DRIVESIDE4_x	LED output select for LED4x.	0x0	R/W
0x0126	LED_POW34_B			0: drive LED on Output LED4A.		
0x0146	LED_POW34_C			1: drive LED on Output LED4B.		
0x0166	LED_POW34_D	[14:8]	LED_CURRENT4_x	LED current setting for LED4A or LED4B output. Set to 0 to disable.	0x0	R/W
0x0186	LED_POW34_E			Output current varies monotonically from 2 mA to 200 mA for values		
0x01A6	LED_POW34_F			between 0x01 and 0x7F.		
0x01C6	LED_POW34_G	7	LED_DRIVESIDE3_x	LED output select for LED3x.	0x0	R/W
0x01E6	LED_POW34_H			0: drive LED on Output LED3A.		
0x0206	LED_POW34_I			1: drive LED on Output LED3B.		
0x0226	LED_POW34_J	[6:0]	LED_CURRENT3_x	LED current setting for LED3A or LED3B output. Set to 0 to disable.	0x0	R/W
0x0246	LED_POW34_K			Output current varies monotonically from 2 mA to 200 mA for values		
0x0266	LED_POW34_L			between 0x01 and 0x7F.		
0x0109	LED_PULSE_A	[15:8]	LED_WIDTH_x	LED pulse width in μs.	0x2	R/W
0x0129	LED_PULSE_B	[7:0]	LED_OFFSET_x	LED pulse offset in μs. Set to a minimum of 25 μs (0x19).	0x10	R/W
0x0149	LED_PULSE_C					
0x0169	LED_PULSE_D					
0x0189	LED_PULSE_E	1/0				
0x01A9	LED_PULSE_F					
0x01C9	LED_PULSE_G					
0x01E9	LED_PULSE_H					
0x0209	LED_PULSE_I					
0x0229	LED_PULSE_J					
0x0249	LED_PULSE_K					
0x0269	LED_PULSE_L					
				FIECTDONI	0	

Rev. A | Page 78 of 82

Data Sheet ADPD4000/ADPD4001

#### **ADC OFFSET REGISTERS**

Table 35. Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010E	ADC_OFF1_A	[15:14]	Reserved	Reserved.	0x0	R
0x012E	ADC_OFF1_B	[13:0]	CH1_ADC_ADJUST_x	Adjustment to ADC value. This value is subtracted from the ADC	0x0	R/W
0x014E	ADC_OFF1_C			value for Channel 1 in Time Slot x.		
0x016E	ADC_OFF1_D					
0x018E	ADC_OFF1_E					
0x01AE	ADC_OFF1_F					
0x01CE	ADC_OFF1_G					
0x01EE	ADC_OFF1_H					
0x020E	ADC_OFF1_I					
0x022E	ADC_OFF1_J					
0x024E	ADC_OFF1_K					
0x026E	ADC_OFF1_L					
0x010F	ADC_OFF2_A	15	ZERO_ADJUST_x		0x0	R/W
0x012F	ADC_OFF2_B	14	Reserved	Reserved.		
0x014F	ADC_OFF2_C	[13:0]	CH2_ADC_ADJUST_x	Adjustment to ADC value. This value is subtracted from the ADC	0x0	R/W
0x016F	ADC_OFF2_D			value for Channel 2 in Time Slot x.		
0x018F	ADC_OFF2_E					
0x01AF	ADC_OFF2_F					
0x01CF	ADC_OFF2_G					
0x01EF	ADC_OFF2_H	1				
0x020F	ADC_OFF2_I					
0x022F	ADC_OFF2_J					
0x024F	ADC_OFF2_K					
0x026F	ADC_OFF2_L					

#### **OUTPUT DATA REGISTERS**

Table 36. Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x002F	FIFO_DATA	[15:0]	FIFO_DATA	FIFO data port	0x0	R
0x0030	SIGNAL1_L_A	[15:0]	SIGNAL1_L_A	Signal Channel 1 lower half Time Slot A	0x0	R
0x0031	SIGNAL1_H_A	[15:0]	SIGNAL1_H_A	Signal Channel 1 upper half Time Slot A	0x0	R
0x0032	SIGNAL2_L_A	[15:0]	SIGNAL2_L_A	Signal Channel 2 lower half Time Slot A	0x0	R
0x0033	SIGNAL2_H_A	[15:0]	SIGNAL2_H_A	Signal Channel 2 upper half Time Slot A	0x0	R
0x0034	DARK1_L_A	[15:0]	DARK1_L_A	Dark Channel 1 value lower half Time Slot A	0x0	R
0x0035	DARK1_H_A	[15:0]	DARK1_H_A	Dark Channel 1 value upper half Time Slot A	0x0	R
0x0036	DARK2_L_A	[15:0]	DARK2_L_A	Dark Channel 2 value lower half Time Slot A	0x0	R
0x0037	DARK2_H_A	[15:0]	DARK2_H_A	Dark Channel 2 value upper half Time Slot A	0x0	R
0x0038	SIGNAL1_L_B	[15:0]	SIGNAL1_L_B	Signal Channel 1 lower half Time Slot B	0x0	R
0x0039	SIGNAL1_H_B	[15:0]	SIGNAL1_H_B	Signal Channel 1 upper half Time Slot B	0x0	R
0x003A	SIGNAL2_L_B	[15:0]	SIGNAL2_L_B	Signal Channel 2 lower half Time Slot B	0x0	R
0x003B	SIGNAL2_H_B	[15:0]	SIGNAL2_H_B	Signal Channel 2 upper half Time Slot B	0x0	R
0x003C	DARK1_L_B	[15:0]	DARK1_L_B	Dark Channel 1 value lower half Time Slot B	0x0	R
0x003D	DARK1_H_B	[15:0]	DARK1_H_B	Dark Channel 1 value upper half Time Slot B	0x0	R
0x003E	DARK2_L_B	[15:0]	DARK2_L_B	Dark Channel 2 value lower half Time Slot B	0x0	R
0x003F	DARK2_H_B	[15:0]	DARK2_H_B	Dark Channel 2 value upper half Time Slot B	0x0	R
0x0040	SIGNAL1_L_C	[15:0]	SIGNAL1_L_C	Signal Channel 1 lower half Time Slot C	0x0	R
0x0041	SIGNAL1_H_C	[15:0]	SIGNAL1_H_C	Signal Channel 1 upper half Time Slot C	0x0	R
0x0042	SIGNAL2_L_C	[15:0]	SIGNAL2_L_C	Signal Channel 2 lower half Time Slot C	0x0	R
0x0043	SIGNAL2_H_C	[15:0]	SIGNAL2_H_C	Signal Channel 2 upper half Time Slot C	0x0	R
0x0044	DARK1_L_C	[15:0]	DARK1_L_C	Dark Channel 1 value lower half Time Slot C	0x0	R

Rev. A | Page 79 of 82


Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0045	DARK1_H_C	[15:0]	DARK1_H_C	Dark Channel 1 value upper half Time Slot C	0x0	R
0x0046	DARK2_L_C	[15:0]	DARK2_L_C	Dark Channel 2 value lower half Time Slot C	0x0	R
0x0047	DARK2_H_C	[15:0]	DARK2_H_C	Dark Channel 2 value upper half Time Slot C	0x0	R
0x0048	SIGNAL1_L_D	[15:0]	SIGNAL1_L_D	Signal Channel 1 lower half Time Slot D	0x0	R
0x0049	SIGNAL1_H_D	[15:0]	SIGNAL1_H_D	Signal Channel 1 upper half Time Slot D	0x0	R
0x004A	SIGNAL2_L_D	[15:0]	SIGNAL2_L_D	Signal Channel 2 lower half Time Slot D	0x0	R
0x004B	SIGNAL2_H_D	[15:0]	SIGNAL2_H_D	Signal Channel 2 upper half Time Slot D	0x0	R
0x004C	DARK1_L_D	[15:0]	DARK1_L_D	Dark Channel 1 value lower half Time Slot D	0x0	R
0x004D	DARK1_H_D	[15:0]	DARK1_H_D	Dark Channel 1 value upper half Time Slot D	0x0	R
0x004E	DARK2_L_D	[15:0]	DARK2_L_D	Dark Channel 2 value lower half Time Slot D	0x0	R
0x004F	DARK2_H_D	[15:0]	DARK2_H_D	Dark Channel 2 value upper half Time Slot D	0x0	R
0x0050	SIGNAL1_L_E	[15:0]	SIGNAL1_L_E	Signal Channel 1 lower half Time Slot E	0x0	R
0x0051	SIGNAL1_H_E	[15:0]	SIGNAL1_H_E	Signal Channel 1 upper half Time Slot E	0x0	R
0x0052	SIGNAL2_L_E	[15:0]	SIGNAL2_L_E	Signal Channel 2 lower half Time Slot E	0x0	R
0x0053	SIGNAL2_H_E	[15:0]	SIGNAL2_H_E	Signal Channel 2 upper half Time Slot E	0x0	R
0x0054	DARK1_L_E	[15:0]	DARK1_L_E	Dark Channel 1 value lower half Time Slot E	0x0	R
0x0055	DARK1_H_E	[15:0]	DARK1_H_E	Dark Channel 1 value upper half Time Slot E	0x0	R
0x0056	DARK2_L_E	[15:0]	DARK2_L_E	Dark Channel 2 value lower half Time Slot E	0x0	R
0x0057	DARK2_H_E	[15:0]	DARK2_H_E	Dark Channel 2 value upper half Time Slot E	0x0	R
0x0058	SIGNAL1_L_F	[15:0]	SIGNAL1_L_F	Signal Channel 1 lower half Time Slot F	0x0	R
0x0059	SIGNAL1_H_F	[15:0]	SIGNAL1_H_F	Signal Channel 1 upper half Time Slot F	0x0	R
0x005A	SIGNAL2_L_F	[15:0]	SIGNAL2_L_F	Signal Channel 2 lower half Time Slot F	0x0	R
0x005B	SIGNAL2_H_F	[15:0]	SIGNAL2_H_F	Signal Channel 2 upper half Time Slot F	0x0	R
0x005C	DARK1_L_F	[15:0]	DARK1_L_F	Dark Channel 1 value lower half Time Slot F	0×0	R
0x005D	DARK1_H_F	[15:0]	DARK1_H_F	Dark Channel 1 value upper half Time Slot F	0x0	R
0x005E	DARK2_L_F	[15:0]	DARK2_L_F	Dark Channel 2 value lower half Time Slot F	0x0	R
0x005F	DARK2_H_F	[15:0]	DARK2_H_F	Dark Channel 2 value upper half Time Slot F	0x0	R
0x0060	SIGNAL1_L_G	[15:0]	SIGNAL1_L_G	Signal Channel 1 lower half Time Slot G	0x0	R
0x0061	SIGNAL1_H_G	[15:0]	SIGNAL1_H_G	Signal Channel 1 upper half Time Slot G	0x0	R
0x0062	SIGNAL2_L_G	[15:0]	SIGNAL2_L_G	Signal Channel 2 lower half Time Slot G	0x0	R
0x0063	SIGNAL2_H_G	[15:0]	SIGNAL2_H_G	Signal Channel 2 upper half Time Slot G	0x0	R
0x0064	DARK1_L_G	[15:0]	DARK1_L_G	Dark Channel 1 value lower half Time Slot G	0x0	R
0x0065	DARK1_H_G	[15:0]	DARK1_L_G	Dark Channel 1 value upper half Time Slot G	0x0	R
0x0066	DARK2_L_G	[15:0]	DARK2_L_G	Dark Channel 2 value lower half Time Slot G	0x0	R
0x0067	DARK2_L_G	[15:0]	DARK2_H_G	Dark Channel 2 value lower half Time Slot G	0x0	R
0x0068	SIGNAL1_L_H	[15:0]	SIGNAL1_L_H	Signal Channel 1 lower half Time Slot H	0x0	R
0x0069	SIGNAL1_H_H	[15:0]	SIGNAL1_H_H	Signal Channel 1 upper half Time Slot H	0x0	R
0x0069	SIGNAL2_L_H	[15:0]	SIGNAL1_H_H	Signal Channel 2 lower half Time Slot H	0x0	R
0x006A	SIGNAL2_L_H SIGNAL2_H_H	[15:0]	SIGNAL2_L_H SIGNAL2_H_H	Signal Channel 2 lower half Time Slot H	0x0	R
0x006C	DARK1_L_H			Dark Channel 1 value lower half Time Slot H	H 400	d .
0x006C	DARKI_L_H DARKI_H_H	[15:0] [15:0]	DARK1_L_H DARK1_H_H	Dark Channel 1 value lower half Time Slot H	0x0 0x0	R R
			DARKI_H_H DARK2_L_H	Dark Channel 1 value upper nail Time Slot H		
0x006E	DARK2_L_H	[15:0]		Dark Channel 2 value lower half Time Slot H  Dark Channel 2 value upper half Time Slot H	0x0	R
0x006F	DARK2_H_H	[15:0]	DARK2_H_H		0x0	R
0x0070	SIGNAL1_L_I	[15:0]	SIGNAL1_L_I	Signal Channel 1 Junear half Time Slot I	0x0	R
0x0071	SIGNAL1_H_I	[15:0]	SIGNAL1_H_I	Signal Channel 1 upper half Time Slot I	0x0	R
0x0072	SIGNAL2_L_I	[15:0]	SIGNAL2_L_I	Signal Channel 2 lower half Time Slot I	0x0	R
0x0073	SIGNAL2_H_I	[15:0]	SIGNAL2_H_I	Signal Channel 2 upper half Time Slot I	0x0	R
0x0074	DARK1_L_I	[15:0]	DARK1_L_I	Dark Channel 1 value lower half Time Slot I	0x0	R
0x0075	DARK1_H_I	[15:0]	DARK1_H_I	Dark Channel 1 value upper half Time Slot I	0x0	R
0x0076	DARK2_L_I	[15:0]	DARK2_L_I	Dark Channel 2 value lower half Time Slot I	0x0	R
0x0077	DARK2_H_I	[15:0]	DARK2_H_I	Dark Channel 2 value upper half Time Slot I	0x0	R
0x0078	SIGNAL1_L_J	[15:0]	SIGNAL1_L_J	Signal Channel 1 lower half Time Slot J	0x0	R
0x0079	SIGNAL1_H_J	[15:0]	SIGNAL1_H_J	Signal Channel 1 upper half Time Slot J	0x0	R

Rev. A | Page 80 of 82

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x007A	SIGNAL2_L_J	[15:0]	SIGNAL2_L_J	Signal Channel 2 lower half Time Slot J	0x0	R
0x007B	SIGNAL2_H_J	[15:0]	SIGNAL2_H_J	Signal Channel 2 upper half Time Slot J	0x0	R
0x007C	DARK1_L_J	[15:0]	DARK1_L_J	Dark Channel 1 value lower half Time Slot J	0x0	R
0x007D	DARK1_H_J	[15:0]	DARK1_H_J	Dark Channel 1 value upper half Time Slot J	0x0	R
0x007E	DARK2_L_J	[15:0]	DARK2_L_J	Dark Channel 2 value lower half Time Slot J	0x0	R
0x007F	DARK2_H_J	[15:0]	DARK2_H_J	Dark Channel 2 value upper half Time Slot J	0x0	R
0x0080	SIGNAL1_L_K	[15:0]	SIGNAL1_L_K	Signal Channel 1 lower half Time Slot K	0x0	R
0x0081	SIGNAL1_H_K	[15:0]	SIGNAL1_H_K	Signal Channel 1 upper half Time Slot K	0x0	R
0x0082	SIGNAL2_L_K	[15:0]	SIGNAL2_L_K	Signal Channel 2 lower half Time Slot K	0x0	R
0x0083	SIGNAL2_H_K	[15:0]	SIGNAL2_H_K	Signal Channel 2 upper half Time Slot K	0x0	R
0x0084	DARK1_L_K	[15:0]	DARK1_L_K	Dark Channel 1 value lower half Time Slot K	0x0	R
0x0085	DARK1_H_K	[15:0]	DARK1_H_K	Dark Channel 1 value upper half Time Slot K	0x0	R
0x0086	DARK2_L_K	[15:0]	DARK2_L_K	Dark Channel 2 value lower half Time Slot K	0x0	R
0x0087	DARK2_H_K	[15:0]	DARK2_H_K	Dark Channel 2 value upper half Time Slot K	0x0	R
0x0088	SIGNAL1_L_L	[15:0]	SIGNAL1_L_L	Signal Channel 1 lower half Time Slot L	0x0	R
0x0089	SIGNAL1_H_L	[15:0]	SIGNAL1_H_L	Signal Channel 1 upper half Time Slot L	0x0	R
0x008A	SIGNAL2_L_L	[15:0]	SIGNAL2_L_L	Signal Channel 2 lower half Time Slot L	0x0	R
0x008B	SIGNAL2_H_L	[15:0]	SIGNAL2_H_L	Signal Channel 2 upper half Time Slot L	0x0	R
0x008C	DARK1_L_L	[15:0]	DARK1_L_L	Dark Channel 1 value lower half Time Slot	0x0	R
0x008D	DARK1_H_L	[15:0]	DARK1_H_L	Dark Channel 1 value upper half Time Slot L	0x0	R
0x008E	DARK2_L_L	[15:0]	DARK2_L_L	Dark Channel 2 value lower half Time Slot L	0x0	R
0x008F	DARK2_H_L	[15:0]	DARK2_H_L	Dark Channel 2 value upper half Time Slot L	0x0	R



## **OUTLINE DIMENSIONS**



Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
ADPD4000BCBZR7	-40°C to +85°C	35-Ball Wafer Level Chip Scale Package [WLCSP]	CB-35-2
ADPD4001BCBZR7	-40°C to +85°C	33-Ball Wafer Level Chip Scale Package [WLCSP]	CB-33-1
EVAL-ADPD4000Z-PPG		Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D17335-0-6/19(A)



www.analog.com

Rev. A | Page 82 of 82

<sup>&</sup>lt;sup>2</sup> EVAL-ADPDUCZ is the microcontroller board, ordered separately, which is required to interface with the EVAL-ADPD4000Z-PPG evaluation board.